Max-Plus Algebra-Based Morphological Wavelet Transform Watermarking for Highly-Parallel Processing with Mobile Embedded Processor
暂无分享,去创建一个
Takeshi Kumaki | Yuma Murakami | Shuhei Itaya | Kei Nakao | Takeshi Ogura | Takeshi Fujino | T. Fujino | T. Ogura | T. Kumaki | Y. Murakami | S. Itaya | Kei Nakao
[1] Takeshi Kumaki,et al. Decomposition/Reconstruction Acceleration of Max-Plus Algebra-Based Morphological Wavelet Transform with Massive-Parallel SIMD Matrix Mobile Processor , 2011 .
[2] Kumaki Takeshi,et al. Implementation and Evaluation of degital Wartermarking based on max-plus algebra morphological wavelet transform , 2011 .
[3] Takeshi Kumaki,et al. Realization of efficient and low-power parallel face-detection with massive-parallel memory-embedded SIMD matrix , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.
[4] Hiroaki Kobayashi,et al. Morphological wavelet transform using directional sampling windows on cellular hardware platform (Special section on papers awarded the Student Paper Award at NCSP'10) , 2010 .
[5] Hans Jürgen Mattausch,et al. Integration Architecture of Content Addressable Memory and Massive-Parallel Memory-Embedded SIMD Matrix for Versatile Multimedia Processor , 2008, IEICE Trans. Electron..
[6] Hans Jürgen Mattausch,et al. Acceleration of DCT Processing with Massive-Parallel Memory-Embedded SIMD Matrix Processor , 2007, IEICE Trans. Inf. Syst..
[7] Kaoru Hirota,et al. Max-Plus Algebra Based Wavelet Transform and its Application to Video Compression/Reconstruction , 2006, 2006 International Conference on Image Processing.
[8] K. Dosaka,et al. A 40GOPS 250mW massively parallel processor based on matrix architecture , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[9] Gyohten Takayuki,et al. A super parallel SIMD processor with Time/Space conversion Bus Bridge on the Matrix Architecture , 2006 .
[10] T. Gyohten,et al. The Circuits and Robust Design Methodology of the Massively Parallel Processor Based on the Matrix Architecture , 2006, IEEE Journal of Solid-State Circuits.
[11] R. Leonardi,et al. High-performance embedded morphological wavelet coding , 2003, IEEE Signal Processing Letters.
[12] J. Goutsias,et al. Nonlinear multiresolution signal decomposition schemes--part I: morphological pyramids. , 2000, IEEE transactions on image processing : a publication of the IEEE Signal Processing Society.
[13] Stephan Katzenbeisser,et al. Information Hiding Techniques for Steganography and Digital Watermaking , 1999 .
[14] Hans Jürgen Mattausch,et al. A scalable massively parallel processor for real-time image processing , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).