VLSI architecture design of motion estimator and in-loop filter for MPEG-4 AVC/H.264 encoders

In this paper, a new complexity-reduced method and its hardware architecture for motion estimation and the in-loop filter for MPEG-4 AVC/H.264 is proposed. The proposed method is focused on the computation reduction for the motion search algorithm among multiple reference frames and the mode partition determination. Furthermore, to verify the functionality and performance of the proposed hardware design, an emulation board platform, the ARM Integrator, is used for H.264 hardware/software co-development. The experimental results show that the proposed method has excellent performance with little or no degradation of coding efficiency.

[1]  Liang-Gee Chen,et al.  Real-time deblocking filter for MPEG-4 systems , 2002, Asia-Pacific Conference on Circuits and Systems.

[2]  Peter Kuhn,et al.  Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation , 1999, Springer US.

[3]  Tihao Chiang,et al.  A novel all-binary motion estimation (ABME) with optimized hardware architectures , 2002, IEEE Trans. Circuits Syst. Video Technol..

[4]  Jani Lainema,et al.  Adaptive deblocking filter , 2003, IEEE Trans. Circuits Syst. Video Technol..

[5]  Fang-Hsuan Cheng,et al.  New fast and efficient two-step search algorithm for block motion estimation , 1999, IEEE Trans. Circuits Syst. Video Technol..

[6]  T Koga,et al.  MOTION COMPENSATED INTER-FRAME CODING FOR VIDEO CONFERENCING , 1981 .

[7]  Liang-Gee Chen,et al.  Architecture design for deblocking filter in H.264/JVT/AVC , 2003, 2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698).

[8]  Liang-Gee Chen,et al.  Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..