A Throughput-Optimized Optical Network for Data-Intensive Computing

Data-intensive computing increasingly involves operations at the scale of an entire computing system, requiring quick and efficient processing of massive datasets. In this article, the authors present a circuit-switched network architecture, together with requisite optical-switch and burst-mode transceiver technology, designed to support demanding graph algorithms in a distributed-memory system. The proposed optical network, configured as multiple planes of high-radix wavelength-division-multiplexed (WDM) switches, offers tremendous path diversity and is designed to deliver up to 10 terabytes per second of node bandwidth and predictable performance under heavy load with latencies well under a microsecond. With the optical core switch, the authors overcome pin-count and power-dissipation limitations of electrical networks with comparable bandwidth. To achieve this, they are developing new hardware, including nanosecond-scale silicon photonic switches with flip-chip-attached optical amplifiers, low-power parallel WDM transceivers operating at about 20-Gbps per channel, with burst-mode clock and data recovery circuits in advanced CMOS for link retraining in tens of nanoseconds. Network simulations predict that the proposed system could achieve graph performance on par with today's leading supercomputers, and its limited power consumption would result in several orders of magnitude of efficiency improvements that could allow the system to fit within a few racks.

[1]  Torsten Hoefler,et al.  The PERCS High-Performance Interconnect , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.

[2]  Rami G. Melhem,et al.  On the Feasibility of Optical Circuit Switching for High Performance Computing Systems , 2005, ACM/IEEE SC 2005 Conference (SC'05).

[3]  Xin Yin,et al.  Fast Synchronization 3R Burst-Mode Receivers for Passive Optical Networks , 2014, Journal of Lightwave Technology.

[4]  A. Wonfor,et al.  Modular hybrid dilated Mach-Zehnder switch with integrated SOAs for large port count switches , 2014, OFC 2014.

[5]  William J. Dally,et al.  Technology-Driven, Highly-Scalable Dragonfly Topology , 2008, 2008 International Symposium on Computer Architecture.

[6]  Fabio Checconi,et al.  Traversing Trillions of Edges in Real Time: Graph Exploration on Large-Scale Parallel Machines , 2014, 2014 IEEE 28th International Parallel and Distributed Processing Symposium.

[7]  Burkhard D. Steinmacher-Burow,et al.  The IBM Blue Gene/Q Interconnection Fabric , 2012, IEEE Micro.

[8]  Christopher Batten,et al.  Building Many-Core Processor-to-DRAM Networks with Monolithic CMOS Silicon Photonics , 2009, IEEE Micro.

[9]  Alexander Fang,et al.  Integrated Silicon Photonic Laser Sources for Telecom and Datacom , 2013, 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC).

[10]  E T. Leighton,et al.  Introduction to parallel algorithms and architectures , 1991 .

[11]  Luke Theogarajan,et al.  Electronic and photonic integrated circuits for fast data center optical circuit switches , 2013, IEEE Communications Magazine.

[12]  R. G. Beausoleil,et al.  Photonic Architectures for High-Performance Data Centers , 2013, IEEE Journal of Selected Topics in Quantum Electronics.

[13]  Ashok V. Krishnamoorthy,et al.  Computer Systems Based on Silicon Photonic Interconnects A proposed supercomputer-on-a-chip with optical interconnections between processing elements will require development of new lower-energy optical components and new circuit architectures that match electrical datapaths to complementary optical , 2009 .

[14]  Alexander V. Rylyakov,et al.  Monolithic Silicon Integration of Scaled Photonic Switch Fabrics, CMOS Logic, and Device Driver Circuits , 2014, Journal of Lightwave Technology.

[15]  K A Williams,et al.  Monolithic active-passive 16 × 16 optoelectronic switch. , 2012, Optics letters.