Reliability analysis of hybrid spin transfer torque magnetic tunnel junction/CMOS majority voters

Majority voters are typically used in redundancy hardening techniques aiming to increase the reliability of nanoscale circuits. Besides, Spin Transfer Torque Magnetic Tunnel Junction (STT-MJT) has been identified as the most promising candidate for low power and high speed applications. In this paper, we present two majority voter circuits based on nanometer STT-MTJ. By using STMicroelectronics FDSOI 28 nm process and a precise STT-MTJ compact model, electrical simulations have been carried out to compare their performances and analyze their reliability. Both radiation sensitivity and variability have been investigated in the reliability-aware analysis.

[1]  Elizabeth M. Rudnick,et al.  A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults , 1996, IEEE Trans. Computers.

[2]  Paulo F. Butzen,et al.  Reliable majority voter based on spin transfer torque magnetic tunnel junction device , 2016 .

[3]  Dejan Markovic,et al.  True Energy-Performance Analysis of the MTJ-Based Logic-in-Memory Architecture (1-Bit Full Adder) , 2010, IEEE Transactions on Electron Devices.

[4]  Rajendra M. Patrikar,et al.  Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits , 2009, Microelectron. Reliab..

[5]  G. Tsiligiannis,et al.  Testing a Commercial MRAM Under Neutron and Alpha Radiation in Dynamic Mode , 2013, IEEE Transactions on Nuclear Science.

[6]  Mehrdad Nourani,et al.  Highly reliable A/D converter using analog voting , 2008, 2008 IEEE International Conference on Computer Design.

[7]  Daisuke Suzuki,et al.  Nonvolatile Logic-in-Memory LSI Using Cycle-Based Power Gating and its Application to Motion-Vector Prediction , 2015, IEEE Journal of Solid-State Circuits.

[8]  Jacques-Olivier Klein,et al.  Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Douglas M. Blough,et al.  A comparison of voting strategies for fault-tolerant distributed systems , 1990, Proceedings Ninth Symposium on Reliable Distributed Systems.

[10]  Sybille Hellebrand,et al.  The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems , 2010, 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems.

[11]  Jacques-Olivier Klein,et al.  Compact Model of Dielectric Breakdown in Spin-Transfer Torque Magnetic Tunnel Junction , 2016, IEEE Transactions on Electron Devices.

[12]  Lirida A. B. Naviner,et al.  Compact model of magnetic tunnel junction with stochastic spin transfer torque switching for reliability analyses , 2014, Microelectron. Reliab..

[13]  Jeffrey T. Draper,et al.  A single-event upset hardening technique for high speed MOS Current Mode Logic , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[14]  Lirida A. B. Naviner,et al.  Stochastic computation with Spin Torque Transfer Magnetic Tunnel Junction , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[15]  Takahiro Hanyu,et al.  Process-Variation-Resilient OTA Using MTJ-based Multi-level Resistance Control , 2012, 2012 IEEE 42nd International Symposium on Multiple-Valued Logic.

[16]  Tian Ban,et al.  A simple fault-tolerant digital voter circuit in TMR nanoarchitectures , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[17]  Weisheng Zhao,et al.  Low Power Magnetic Full-Adder Based on Spin Transfer Torque MRAM , 2013, IEEE Transactions on Magnetics.

[18]  Takayuki Kawahara,et al.  Spin-transfer torque RAM technology: Review and prospect , 2012, Microelectron. Reliab..

[19]  Weisheng Zhao,et al.  A radiation hardened hybrid spintronic/CMOS nonvolatile unit using magnetic tunnel junctions , 2014 .

[20]  Weisheng Zhao,et al.  Multiplexing Sense-Amplifier-Based Magnetic Flip-Flop in a 28-nm FDSOI Technology , 2015, IEEE Transactions on Nanotechnology.

[21]  Mahdi Fazeli,et al.  Low-Cost Scan-Chain-Based Technique to Recover Multiple Errors in TMR Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Yi Gang,et al.  A High-Reliability, Low-Power Magnetic Full Adder , 2011, IEEE Transactions on Magnetics.

[23]  Weisheng Zhao,et al.  Low Power Magnetic Flip-Flop Optimization With FDSOI Technology Boost , 2016, IEEE Transactions on Magnetics.