Design for manufacturability of a VDSM standard cell library
暂无分享,去创建一个
[1] Savithri Sundareswaran,et al. A sensitivity-aware methodology to improve cell layouts for DFM guidelines , 2011, 2011 12th International Symposium on Quality Electronic Design.
[2] Hyo-Sig Won,et al. DFM optimization of standard cells considering random and systematic defect , 2008, 2008 International SoC Design Conference.
[3] Fook-Luen Heng,et al. Merits of cellwise model-based OPC , 2004, SPIE Advanced Lithography.
[4] Nguyen Minh Duc,et al. Compact yet high-performance (CyHP) library for short time-to-market with new technologies , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).
[5] Ilaria De Munari,et al. Performance-Effective Compaction of Standard-Cell Libraries for Digital Design , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.
[6] Lan Chen,et al. Cellwise OPC Based on Reduced Standard Cell Library , 2008, ISQED 2008.
[7] J. Khare,et al. Manufacturability analysis of standard cell libraries , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[8] J. Andres Torres,et al. Unified process aware system for circuit layout verification , 2007, SPIE Advanced Lithography.
[9] Robert C. Aitken,et al. DFM metrics for standard cells , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).