Communication energy constrained spare core on NoC

In multi-processor system on-chip, each processor produces and consumes high data. Hence, transporting of data becomes crucial in MPSOC. Therefore, Network on Chip (NoC) is preferred as an alternate medium because it provides good communication performance with comprehensive fast operation. This paper proposes the placement of spare core and its communication energy constraints while considering temporary and permanent fault occurrences in the core. We investigated energy metrics instead of spare core, bringing up lots of saving in terms of communication energy over the previous algorithms.

[1]  Srinivasan Murali,et al.  Bandwidth-constrained mapping of cores onto NoC architectures , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[3]  Chita R. Das,et al.  A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[4]  Cristinel Ababei,et al.  Achieving network on chip fault tolerance by adaptive remapping , 2009, 2009 IEEE International Symposium on Parallel & Distributed Processing.

[5]  Jizhou Sun,et al.  An Efficient Topology Reconfiguration Algorithm for NoC Based Multiprocessor Arrays , 2013, 2013 IEEE 10th International Conference on High Performance Computing and Communications & 2013 IEEE International Conference on Embedded and Ubiquitous Computing.

[6]  Onur Derin,et al.  Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[7]  David Z. Pan,et al.  A3MAP: architecture-aware analytic mapping for networks-on-chip , 2010, ASP-DAC 2010.

[8]  Hamid R. Zarandi,et al.  A fault-tolerant core mapping technique in networks-on-chip , 2013, IET Comput. Digit. Tech..

[9]  Pasi Liljeberg,et al.  Fault Tolerance Analysis of NoC Architectures , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  Hamid R. Zarandi,et al.  A Fault-Tolerant Low-Energy Multi-Application Mapping onto NoC-based Multiprocessors , 2012, 2012 IEEE 15th International Conference on Computational Science and Engineering.

[11]  Radu Marculescu,et al.  FARM: Fault-aware resource management in NoC-based multiprocessor platforms , 2011, 2011 Design, Automation & Test in Europe.