Impact of a Process Variation on Nanowire and Nanotube Device Performance

In this paper, we present an in-depth analysis of the nanowire and nanotube device performance under process variability. Although every process parameter variation drastically affects the conventional MOSFET performance, we found that nanowire/nanotube FETs are significantly less sensitive to many process parameter variations due to their inherent device structures and geometric properties. It is observed that a two-input nand gate with nanowire or nanotube FETs shows a more than four times less performance variation than its bulk MOSFET counterpart and about two times less than FinFET devices at the 45 and 32 nm technologies, respectively. In other words, nanowire/nanotube FETs will have a larger margin for process parameter variations than bulk and FinFET devices for an allowable performance variation limit. While it is evident that process variations are going to be a major limiting factor for conventional MOSFET devices in future generations, this analysis is expected to further encourage nanowire and nanotube research for high-performance circuit applications.

[1]  Y. Nishi,et al.  An Analytical Compact Circuit Model for Nanowire FET , 2007, IEEE Transactions on Electron Devices.

[2]  Y. Nishi,et al.  A Circuit Compatible Analytical Device Model for Nanowire FET Considering Ballistic and Drift-Diffusion Transport , 2007 .

[3]  H. Wong,et al.  A Circuit-Compatible SPICE model for Enhancement Mode Carbon Nanotube Field Effect Transistors , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.

[4]  Shinobu Fujita,et al.  Modeling and analysis of circuit performance of ballistic CNFET , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[5]  B. Paul,et al.  Impact of geometry-dependent parasitic capacitances on the performance of CNFET circuits , 2006, IEEE Electron Device Letters.

[6]  S.C. Rustagi,et al.  High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.

[7]  Gerhard Klimeck,et al.  Bandstructure and orientation effects in ballistic Si and Ge nanowire FETs , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[8]  P. Avouris,et al.  High-performance dual-gate carbon nanotube FETs with 40-nm gate length , 2005, IEEE Electron Device Letters.

[9]  B.C. Paul,et al.  Modeling and optimization of fringe capacitance of nanoscale DGMOS devices , 2005, IEEE Transactions on Electron Devices.

[10]  M. Lundstrom,et al.  Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays , 2004, cond-mat/0406494.

[11]  G. Baccarani,et al.  A compact double-gate MOSFET model comprising quantum-mechanical and nonstatic effects , 1999 .

[12]  John W. Mintmire,et al.  Universal Density of States for Carbon Nanotubes , 1998 .