Parameterized SPICE model for a phase-change RAM device

A simple form of a SPICE macro model for a generic phase-change random access memory device is presented. The approach is based upon lumped parameter multiple level models. The SPICE implementation is described using a series of increasingly complex modeling blocks for dc to transient analysis. The effect of nonlinear phase switching during the programming cycle is demonstrated in a SPICE simulation and compared to experimental data.

[1]  I. M. Wilson Analog behavioral modeling using PSPICE , 1989, Proceedings of the 32nd Midwest Symposium on Circuits and Systems,.

[2]  S. Ovshinsky Reversible Electrical Switching Phenomena in Disordered Structures , 1968 .

[3]  T. Fjeldly,et al.  Device Modeling for Analog and RF CMOS Circuit Design , 2003 .

[4]  Paolo Antognetti,et al.  Semiconductor Device Modeling with Spice , 1988 .

[5]  S. Lai,et al.  OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  A. V. Pohm,et al.  Universal HSPICE macromodel for giant magnetoresistance memory bits , 2000 .

[7]  W. C. Black,et al.  A generalized HSPICE/sup TM/ macro-model for pinned spin-dependent-tunneling devices , 1999 .

[8]  S. Hudgens,et al.  Characteristics of OUM Phase Change Materials and Devices for High Density Nonvolatile Commodity and Embedded Memory Applications , 2003 .

[9]  John C. Rodgers,et al.  Circuit demonstration of radiation hardened chalcogenide non-volatile memory , 2003, 2003 IEEE Aerospace Conference Proceedings (Cat. No.03TH8652).

[10]  A Novel Cell Technology for Phase Change RAM , 2004 .

[11]  T. Lowrey,et al.  Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  Seongtae Bae,et al.  Fabrication and thermal-chemical stability of magnetoresistive random-access memory cells using /spl alpha/-Fe/sub 2/O/sub 3/ bottom spin valves , 2001 .

[13]  Thomas L. Floyd,et al.  Electronics Fundamentals: Circuits, Devices & Applications , 1987 .

[14]  C. D. Wright,et al.  SPICE modelling of PCRAM devices , 2003 .