Routing Partial Permutations in General Interconnection Networks based on Radix Sorting

Abstract. In general, sorting networks can be used as interconnection networks in that the input messages are simply sorted according to their target addresses. If the target addresses form a permutation of all addresses, this is obviously correct since then the sorting algorithm routes each message to its target address. However, if not all inputs need a connection to one of the outputs, then some output addresses do not appear as target addresses, and thus, partial permutations have to be implemented. In this case, sorting networks work no longer correctly as interconnection networks since all messages with target addresses larger than the smallest missing target address will be routed to the wrong outputs. For merge-based sorting networks, there is a well-known general solution called the Batcher-Banyan network. However, for the larger class of radix-based sorting networks this does not work, and there is only one solution known for a particular permutation network [28]. In this paper, we present three general constructions to convert any binary sorter into a ternary split module which is the key to construct a radix-based interconnection network that can cope with partial permutations. We compare the sizes and depths of the circuits obtained by our constructions for six known binary sorters and show this way that the obtained circuits are of practical interest.

[1]  Klaus Schneider,et al.  Verifying the concentration property of permutation networks by BDDs , 2016, 2016 ACM/IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE).

[2]  Michael E. Saks,et al.  The balanced sorting network , 1983, PODC '83.

[3]  E. Szemerédi,et al.  O(n LOG n) SORTING NETWORK. , 1983 .

[4]  Madihally J. Narasimha The Batcher-banyan self-routing network: universality and simplification , 1988, IEEE Trans. Commun..

[5]  Klaus Schneider,et al.  An Efficient Self-Routing and Non-Blocking Interconnection Network on Chip , 2017, NoCArc@MICRO.

[6]  William J. Dally,et al.  Flattened butterfly: a cost-efficient topology for high-radix networks , 2007, ISCA '07.

[7]  A. Yavuz Oruç,et al.  Design of efficient and easily routable generalized connectors , 1995, IEEE Trans. Commun..

[8]  Frank Thomson Leighton,et al.  Tight Bounds on the Complexity of Parallel Sorting , 1985, IEEE Trans. Computers.

[9]  F. Chung On concentrators, superconcentrators, generalizers, and nonblocking networks , 1979, The Bell System Technical Journal.

[10]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[11]  Madihally J. Narasimha A recursive concentrator structure with applications to self-routing switching networks , 1994, IEEE Trans. Commun..

[12]  Wolfgang J. Paul,et al.  An efficient general purpose parallel computer , 1981, STOC '81.

[13]  Gene Eu Jan,et al.  Fast Self-Routing Permutation Switching on an Asymptotically Minimum Cost Network , 1993, IEEE Trans. Computers.

[14]  Sartaj Sahni,et al.  Parallel Algorithms to Set Up the Benes Permutation Network , 1982, IEEE Transactions on Computers.

[15]  Ian Parberry,et al.  The Pairwise Sorting Network , 1992, Parallel Process. Lett..

[16]  M. Pinsker,et al.  On the complexity of a concentrator , 1973 .

[17]  Charles Clos,et al.  A study of non-blocking switching networks , 1953 .

[18]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[19]  A. Yavuz Oruç,et al.  High performance concentrators and superconcentrators using multiplexing schemes , 1994, IEEE Trans. Commun..

[20]  Wen-Tsuen Chen,et al.  A New Self-Routing Permutation Network , 1996, IEEE Trans. Computers.

[21]  Gerald M. Masson,et al.  A Sampler of Circuit Switching Networks , 1979, Computer.

[22]  Alan Huang,et al.  Starlite: a wideband digital switch , 1991 .

[23]  G. Jack Lipovski,et al.  Banyan networks for partitioning multiprocessor systems , 1973, ISCA '73.

[24]  Charles E. Leiserson,et al.  Fat-trees: Universal networks for hardware-efficient supercomputing , 1985, IEEE Transactions on Computers.

[25]  Miroslaw Kutylowski,et al.  Periodification scheme: constructing sorting networks with constant period , 2000, JACM.

[26]  A. Mullin,et al.  Mathematical Theory of Connecting Networks and Telephone Traffic. , 1966 .

[27]  Klaus Schneider,et al.  The Half Cleaner Lemma: Constructing Efficient Interconnection Networks from Sorting Networks , 2018, Parallel Process. Lett..

[28]  Joel I. Seiferas,et al.  Sorting Networks of Logarithmic Depth, Further Simplified , 2009, Algorithmica.

[29]  Klaus Schneider,et al.  Deriving concentrators from binary sorters using half cleaners , 2017, 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[30]  Mike Paterson,et al.  Improved sorting networks withO(logN) depth , 1990, Algorithmica.

[31]  Kenneth E. Batcher,et al.  Sorting networks and their applications , 1968, AFIPS Spring Joint Computing Conference.