Technology Decomposition and Mapping Targeting Low Power Dissipation
暂无分享,去创建一个
[1] Kurt Keutzer,et al. On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, ICCAD.
[2] Kurt Keutzer,et al. Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.
[3] Robert K. Brayton,et al. Multilevel logic synthesis , 1990, Proc. IEEE.
[4] D. Huffman. A Method for the Construction of Minimum-Redundancy Codes , 1952 .
[5] K. Keutzer,et al. On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[6] Ping Yang,et al. Pattern-independent current estimation for reliability analysis of CMOS circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..
[7] Farid N. Najm,et al. Transition density, a stochastic measure of activity in digital circuits , 1991, 28th ACM/IEEE Design Automation Conference.
[8] David A. Huffman,et al. A method for the construction of minimum-redundancy codes , 1952, Proceedings of the IRE.
[9] Lawrence L. Larmore,et al. A fast algorithm for optimal length-limited Huffman codes , 1990, JACM.
[10] Massoud Pedram,et al. A near optimal algorithm for technology mapping minimizing area under delay constraints , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.