Trinary Encoder, Decoder, Multiplexer and Demultiplexer Using Savart Plate and Spatial Light Modulator
暂无分享,去创建一个
[1] A. K. Datta,et al. Arithmetic operations in optical computations using a modified trinary number system. , 1989, Optics letters.
[2] Amal K. Ghosh,et al. Modified Ternary Optical Logic Gates and their Applications in Optical Computation , 2008 .
[3] Mohammad S. Alam,et al. Optical two-step modified signed-digit addition based on binary logic gates , 2002 .
[4] Masataka Nakazawa,et al. Ultrafast nonlinear optical loop mirror for demultiplexing 640 Gbit/s TDM signals , 1998 .
[5] Algirdas Avizienis,et al. Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..
[6] Yuichi Kado,et al. 3-Gb/s CMOS 1:4 MUX and DEMUX ICs , 1995 .
[7] A K Cherri,et al. Designs of optoelectronic trinary signed-digit multiplication by use of joint spatial encodings and optical correlation. , 1999, Applied optics.
[8] Jeong Beom Kim,et al. An 11Gb/s CMOS Demultiplexer Using Redundant Multi-valued Logic , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.
[9] Itsuo Kumazawa,et al. OPTICAL FUZZY IMAGE-PROCESSING BASED ON SHADOW-CASTING , 1992 .
[10] A K Cherri,et al. Algorithms for optoelectronic implementation of modified signed-digit division, square-root, logarithmic, and exponential functions. , 2001, Applied optics.
[11] Sourangshu Mukhopadhyay,et al. A tristate optical logic system , 1991 .
[12] Paul R. Prucnal,et al. NEW GENERATION OF DEVICES FOR ALL-OPTICAL COMMUNICATIONS , 2001 .
[13] Amal K. Ghosh,et al. Trinary optical logic processors using shadow casting with polarized light , 1990 .
[14] Mohammad S. Alam,et al. Nonrecoded trinary signed-digit multiplication based on digit grouping and pixel assignment , 2004 .
[15] A. Tanabe,et al. A redundant multi-valued logic for 10 Gb/s CMOS demultiplexer IC , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[16] Ioannis G. Karafyllidis,et al. The design of low power multiple-valued logic encoder and decoder circuits , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).