Advanced commands and distributed data layout to enhance the SSD internal parallelism

SSDs have been widely deployed in different areas and become competitive storage devices even for data-intensive applications. They have important performance and endurance requirements and their internal features provide a real potential to fulfil them. The multiple and independent SSD internal components allow parallel access to data at each of the four levels (package-chip-die-plane) but it relies completely on the data layout scheme. We proposed a data layout algorithm based only on the SSD basic operations. It distributes data up to the lowest level to exploit the fine grain internal parallelism and improves the SSD performance. In this paper, we also use advanced commands available on newer SSDs and request scheduling in combination with data layout scheme to provide up to the planes parallelism, taking into account both performance and endurance. The result is a new data layout algorithn to exploit the fine grain SSD internal parallelism. It respects the rules imposed by the wise use of advanced commands and the recommandations of maintaining a wide data distribution. The results show an improvement of performance and a Write Amplification (WA) factor very close to the one using basic operations which indicates a preserved endurance.

[1]  Goetz Graefe,et al.  The Five-Minute Rule 20 Years Later: and How Flash Memory Changes the Rules , 2008, ACM Queue.

[2]  Mahmut T. Kandemir,et al.  Physically addressed queueing (PAQ): Improving parallelism in solid state disks , 2012, 2012 39th Annual International Symposium on Computer Architecture (ISCA).

[3]  Sang-Won Lee,et al.  A log buffer-based flash translation layer using fully-associative sector translation , 2007, TECS.

[4]  Kai Shen,et al.  A performance evaluation of scientific I/O workloads on Flash-based SSDs , 2009, 2009 IEEE International Conference on Cluster Computing and Workshops.

[5]  Sang-Won Lee,et al.  SFS: random write considered harmful in solid state drives , 2012, FAST.

[6]  Gregory R. Ganger,et al.  The DiskSim Simulation Environment Version 4.0 Reference Manual (CMU-PDL-08-101) , 1998 .

[7]  Youngjae Kim,et al.  DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings , 2009, ASPLOS.

[8]  Peter Desnoyers,et al.  Write Endurance in Flash Drives: Measurements and Analysis , 2010, FAST.

[9]  Edwin Hsing-Mean Sha,et al.  Exploiting parallelism in I/O scheduling for access conflict minimization in flash-based solid state drives , 2014, 2014 30th Symposium on Mass Storage Systems and Technologies (MSST).

[10]  Dan Feng,et al.  Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation , 2010, 2010 IEEE 26th Symposium on Mass Storage Systems and Technologies (MSST).

[11]  Soraya Zertal.  Exploiting the Fine Grain SSD Internal Parallelism for OLTP and Scientific Workloads , 2014, 2014 IEEE Intl Conf on High Performance Computing and Communications, 2014 IEEE 6th Intl Symp on Cyberspace Safety and Security, 2014 IEEE 11th Intl Conf on Embedded Software and Syst (HPCC,CSS,ICESS).

[12]  Rina Panigrahy,et al.  Design Tradeoffs for SSD Performance , 2008, USENIX ATC.

[13]  Xiaodong Zhang,et al.  Understanding intrinsic characteristics and system implications of flash memory based solid state drives , 2009, SIGMETRICS '09.

[14]  Xiaodong Zhang,et al.  Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.

[15]  Fei Wu,et al.  Measuring and Analyzing Write Amplification Characteristics of Solid State Disks , 2013, 2013 IEEE 21st International Symposium on Modelling, Analysis and Simulation of Computer and Telecommunication Systems.

[16]  Hsie-Chia Chang,et al.  A 45nm 6b/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[17]  GraefeGoetz.  The five-minute rule 20 years later (and how flash memory changes the rules) , 2009 .

[18]  Jin-Soo Kim,et al.  Extent Mapping Scheme for Flash Memory Devices , 2012, 2012 IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems.

[19]  Peter Desnoyers,et al.  Empirical evaluation of NAND flash memory performance , 2010, OPSR.

[20]  Kai Shen,et al.  FIOS: a fair, efficient flash I/O scheduler , 2012, FAST.

[21]  Hong Jiang,et al.  Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity , 2011, ICS '11.

[22]  Youngjae Kim,et al.  FlashSim: A Simulator for NAND Flash-Based Solid-State Drives , 2009, 2009 First International Conference on Advances in System Simulation.