A 12-bit 3.125 MHz Bandwidth 0–3 MASH Delta-Sigma Modulator

We demonstrate a 12-bit 0-3 MASH delta-sigma modulator with a 3.125 MHz bandwidth in a 0.18 mum CMOS technology. The modulator has an oversampling ratio of 8 (clock frequency of 50 MHz) and achieves a peak SNDR of 73.9 dB (77.2 & dB peak SNR) and consumes 24 mW from a 1.8 V supply. For comparison purposes, the modulator can be re-configured as a single-loop topology where a peak SNDR of 64.5 dB (66.3 dB peak SNR) is obtained with 22 mW power consumption. The energy required per conversion step for the 0-3 MASH architecture (0.95 pJ/step) is less than half of that required by the feedback topology (2.57 pJ/step).

[1]  Lan-Rong Dung,et al.  A 2.5-V 14-bit, 180-mW Cascaded $\Sigma\Delta$ ADC for ADSL2+ Application , 2007, IEEE Journal of Solid-State Circuits.

[2]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[3]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[4]  Un-Ku Moon,et al.  Adaptive digital correction of analog errors in MASH ADCs. II. Correction using test-signal injection , 2000 .

[5]  D.A. Johns,et al.  Fully digital feedforward delta-sigma modulator , 2005, Research in Microelectronics and Electronics, 2005 PhD.

[6]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[7]  Andreas Kaiser,et al.  Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping , 2001, IEEE J. Solid State Circuits.

[8]  Toshio Hayashi,et al.  A multistage delta-sigma modulator without double integration loop , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  Franco Maloberti,et al.  Non-Conventional Σ ∆ Architectures for Very Low-Power and Medium Resolution Applications , 2008 .

[10]  Ahmed Gharbiya,et al.  On the implementation of input-feedforward delta-sigma modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  W. Sansen,et al.  A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[12]  Miyamoto Masayuki,et al.  A 80/100 MS/s 76.3/70.1-dB SNDR ΔΣ ADC for digital TV receivers , 2006 .

[13]  T. C. Leslie,et al.  An improved sigma-delta modulator architecture , 1990, IEEE International Symposium on Circuits and Systems.

[14]  KiYoung Nam,et al.  A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion , 2005, IEEE Journal of Solid-State Circuits.

[15]  G. Temes.  Delta-sigma data converters , 1994 .

[16]  Terri S. Fiez,et al.  Improved /spl Delta//spl Sigma/ DAC linearity using data weighted averaging , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[17]  Bruce A. Wooley,et al.  A 77-dB Dynamic Range, 7.5-MHz Hybrid Continuous-Time/Discrete-Time Cascaded ΣΔ Modulator , 2008, VLSIC 2008.

[18]  Terri S. Fiez,et al.  Improved Delta-Sigma DAC Linearity Using Data Weighted Averaging. , 1995 .

[19]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ Modulator with 67-dB dynamic range in 10-MHz bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[20]  Paul R. Gray,et al.  A 1.5 V, 10-bit, 14 MS/s CMOS pipeline analog-to-digital converter , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[21]  R. Castello,et al.  An 80MHz 4/spl times/ oversampled cascaded /spl Delta//spl Sigma/-pipelined ADC with 75dB DR and 87dB SFDR , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[22]  Gert Cauwenberghs,et al.  Adaptive digital correction of analog errors in MASH ADCs. I. Off-line and blind on-line calibration , 2000 .