Vector Transfer by Self-Tested Self-Synchronization for Parallel Systems

Communications between processing elements (PEs)in very large scale parallel systems become more challenging as the function and speed of the PEs improve continuously. Clocked I/O ports may malfunction if data read failure occurs due to clock skew. There are many drawbacks in global clock distribution utilized to reduce the clock skew. This paper addresses a self-tested self-synchronization (STSS) method for vector transfer between PEs. A test signal is added to remove the data read failure. The advantages of this method are: very high data throughput, less power consumption in clock distribution, no constraints on clock skew and system scale, easy in design, less latency. A failure zone concept is used to characterize the behavior of storage elements. By using a jitter injected test signal, a robust vector transfer between PEs with arbitrary clock phases is achieved and the headache problem of the global synchronization is avoided.

[1]  Lee-Sup Kim,et al.  Metastability of CMOS latch/flip-flop , 1990 .

[2]  Yvon Savaria,et al.  Pipelined H-trees for high-speed clocking of large integrated systems in presence of process variations , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[3]  S. T. Flannagan,et al.  Synchronization reliability in CMOS technology , 1985 .

[4]  Majid Sarrafzadeh,et al.  A buffer distribution algorithm for high-performance clock net optimization , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Qing Zhu,et al.  High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[7]  T.H. Lee,et al.  A 600 MHz superscalar RISC microprocessor with out-of-order execution , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8]  H. Sathianathan,et al.  A 330 MHz 4-way superscalar microprocessor , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[9]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[10]  Christer Svensson,et al.  Self-tested self-synchronization by a two-phase input port , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[11]  Paul A. Reed,et al.  A 250-MHz 5-W PowerPC microprocessor with on-chip L2 cache controller , 1997 .

[12]  V. Moldenhauer,et al.  A 533-MHz BiCMOS superscalar RISC microprocessor , 1997 .

[13]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[14]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[15]  J.S. Miller.  A 300 MHz CMOS microprocessor with multi-media technology , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[16]  David G. Messerschmitt,et al.  Synchronization in Digital System Design , 1990, IEEE J. Sel. Areas Commun..

[17]  Hendrikus J. M. Veendrick,et al.  The behaviour of flip-flops used as synchronizers and prediction of their failure rate , 1980 .

[18]  Sachin S. Sapatnekar,et al.  Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Majid Sarrafzadeh,et al.  Minimal buffer insertion in clock trees with skew and slew rate constraints , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Jim D. Garside,et al.  AMULET1: A Asynchronous ARM Microprocessor , 1997, IEEE Trans. Computers.

[21]  Christer Svensson,et al.  Performance of Synchronous and Asynchronous Schemes for VLSI Systems , 1992, IEEE Trans. Computers.

[22]  L.E.M. Brackenbury,et al.  Design and modelling of a high performance differential bipolar self-timed microprocessor , 1997 .

[23]  Parameswaran Ramanathan,et al.  Clock distribution in general VLSI circuits , 1994 .

[24]  C. L. Portmann,et al.  Metastability in CMOS library elements in reduced supply and technology scaled applications , 1995 .

[25]  Jason Cong,et al.  Performance optimization of VLSI interconnect layout , 1996, Integr..