A new approach to detect-mitigate-correct radiation-induced faults for SRAM-based FPGAs in aerospace application

In aerospace applications, the Field Programmable Gate Array (FPGA) is attractive for its distinct advantages - simplicity and flexibility. But radiation-induced faults, especially Single Event Upsets (SEUs), may cause serious damage to SRAM-based FPGAs and even to the whole system. To restrain the consequences of SEUs and recover the system from radiation-induced faults, a hierarchical detection-mitigation-correction methodology based on XC4000 series FPGAs is introduced in this paper. The following techniques are included: fault identification and mitigation, soft-fault judgement and correction, hard-fault location and bypass. The effectiveness of our approach is proved through experiment and simulation. Such a detection-mitigation-correction methodology can cover almost all radiation-induced soft and hard faults and mitigate the effects of SEUs for general SRAM-based FPGAs without interrupting normal operations of the whole system.

[1]  Miodrag Potkonjak,et al.  On-line fault detection for bus-based field programmable gate arrays , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Charles E. Stroud,et al.  Boundary scan access of built-in self-test for field programmable gate arrays , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).

[3]  John P. Hayes,et al.  Test response compaction using multiplexed parity trees , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Cecilia Metra,et al.  Fault-tolerant voting mechanism and recovery scheme for TMR FPGA-based systems , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[5]  Jih-Jong Wang,et al.  SRAM based re-programmable FPGA for space applications , 1999 .

[6]  Peter Alfke,et al.  Radiation Tolerance of High-Density FPGAs , 1998 .

[7]  Fabrizio Lombardi,et al.  An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.

[8]  P. Dyreklev,et al.  Neutron single event upsets in SRAM-based FPGAs , 1998, 1998 IEEE Radiation Effects Data Workshop. NSREC 98. Workshop Record. Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference (Cat. No.98TH8385).

[9]  Hideo Fujiwara,et al.  Universal test complexity of field-programmable gate arrays , 1995, Proceedings of the Fourth Asian Test Symposium.

[10]  Charles E. Stroud,et al.  Enhanced BIST-based diagnosis of FPGAs via boundary scan access , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[11]  Miodrag Potkonjak,et al.  Low overhead fault-tolerant FPGA systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Shantanu Dutt,et al.  Methodologies for Tolerating Cell and Interconnect Faults in FPGAs , 1998, IEEE Trans. Computers.

[13]  Janusz Rajski,et al.  Test responses compaction in accumulators with rotate carry adders , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Kenneth A. LaBel,et al.  Radiation effects on current field programmable technologies , 1997 .

[15]  Yervant Zorian,et al.  Test of RAM-based FPGA: methodology and application to the interconnect , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).