Estimation and calibration for channel mismatches in high-speed ADC systems

Since high-speed and high-resolution ADCs are needed in communication systems, single ADC can hardly achieve. This paper proposed a timing mismatch estimation and calibration algorithm in Time-Interleaved ADC (TIADC). A multistage differentiator-multiplier cascade (DMC) structure is disclosed for timing mismatch correction. As the present estimation and calibration method, the procedure can be performed without knowing input signal, and converges with smaller data samples. Finally, numerical simulations show that the proposed method can get good performance and Spurious Free Dynamic Range (SFDR) is improved significantly. The entire system can achieve 8 GHz and 8-bit resolution.

[1]  Stefan Tertinek,et al.  Reconstruction of Nonuniformly Sampled Bandlimited Signals Using a Differentiator–Multiplier Cascade , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  Stephen H. Lewis,et al.  A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors , 2010, IEEE Journal of Solid-State Circuits.

[4]  H. Kobayashi,et al.  Explicit formula for channel mismatch effects in time-interleaved ADC systems , 2000, Proceedings of the 17th IEEE Instrumentation and Measurement Technology Conference [Cat. No. 00CH37066].

[5]  Christian Vogel,et al.  The impact of combined channel mismatch effects in time-interleaved ADCs , 2005, IEEE Transactions on Instrumentation and Measurement.

[6]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  S. Mitra,et al.  Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer , 1991 .

[8]  Bernard C. Levy,et al.  Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCs , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.