A Low-Complexity Turbo Decoder Architecture for Energy-Efficient Wireless Sensor Networks
暂无分享,去创建一个
[1] M. Vetterli,et al. Wireless Sensor Networks for Environmental Monitoring: The SensorScope Experience , 2008, 2008 IEEE International Zurich Seminar on Communications.
[2] Ran Ginosar,et al. High Rate Data Synchronization in GALS SoCs , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Norbert Wehn,et al. A 150Mbit/s 3GPP LTE Turbo code decoder , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[4] Ran-Hong Yan,et al. A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[5] Lajos Hanzo,et al. Turbo Decoding and Detection for Wireless Applications , 2007, Proceedings of the IEEE.
[6] M. Bickerstaff,et al. A 24Mb/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[7] Christian Schlegel,et al. Error Control Coding in Low-Power Wireless Sensor Networks: When Is ECC Energy-Efficient? , 2006, EURASIP J. Wirel. Commun. Netw..
[8] B. L. Yeap,et al. Turbo Coding, Turbo Equalisation and Space-Time Coding , 2002 .
[9] Patrick Robertson,et al. Optimal and sub-optimal maximum a posteriori algorithms suitable for turbo decoding , 1997, Eur. Trans. Telecommun..
[10] Francky Catthoor,et al. Memory optimization of MAP turbo decoder algorithms , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[11] Jian Sun,et al. The UMTS Turbo Code and an Efficient Decoder Implementation Suitable for Software-Defined Radios , 2001, Int. J. Wirel. Inf. Networks.
[12] Gianluca Piccinini,et al. Architectural strategies for low-power VLSI turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[13] Paul Fortier,et al. Highly-Parallel Decoding Architectures for Convolutional Turbo Codes , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Joseph R. Cavallaro,et al. Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder , 2011, Integr..
[15] Peter I. Corke,et al. Environmental Wireless Sensor Networks , 2010, Proceedings of the IEEE.
[16] Chien-Ming Wu,et al. VLSI architectural design tradeoffs for sliding-window log-MAP decoders , 2005, IEEE Trans. Very Large Scale Integr. Syst..
[17] Qiuting Huang,et al. Design and Implementation of a Parallel Turbo-Decoder ASIC for 3GPP-LTE , 2011, IEEE Journal of Solid-State Circuits.
[18] Wee-Peng Ang,et al. A new iterative channel estimator for the log-MAP & max-log-MAP turbo decoder in Rayleigh fading channel , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).
[19] Robert G. Maunder,et al. An Energy-Efficient Error Correction Scheme for IEEE 802.15.4 Wireless Sensor Networks , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[20] Ian F. Akyildiz,et al. Wireless sensor networks: a survey , 2002, Comput. Networks.
[21] Wern-Ho Sheen,et al. Architecture Design of QPP Interleaver for Parallel Turbo Decoding , 2010, 2010 IEEE 71st Vehicular Technology Conference.
[22] Andrew J. Viterbi,et al. An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes , 1998, IEEE J. Sel. Areas Commun..
[23] A. Burg,et al. Design and Optimization of an HSDPA Turbo Decoder ASIC , 2009, IEEE Journal of Solid-State Circuits.
[24] Vincent C. Gaudet,et al. Analysis of error control code use in ultra-low-power wireless sensor networks , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[25] P. Robertson,et al. A Comparison of optimal sub-optimal MAP decoding algorithms operating in the long domain , 1995 .
[26] Cheng-Chi Wong,et al. A 188-size 2.1mm2 reconfigurable turbo decoder chip with parallel architecture for 3GPP LTE system , 2009, 2009 Symposium on VLSI Circuits.
[27] Robert G. Maunder,et al. Design of Fixed-Point Processing Based Turbo Codes Using Extrinsic Information Transfer Charts , 2010, 2010 IEEE 72nd Vehicular Technology Conference - Fall.
[28] Patrick Robertson,et al. A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.
[29] Zhongfeng Wang. High-Speed Recursion Architectures for MAP-Based Turbo Decoders , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[30] Catherine Douillard,et al. Iterative Decoding of Concatenated Convolutional Codes: Implementation Issues , 2007, Proceedings of the IEEE.
[31] T. H. Liew,et al. Turbo Coding, Turbo Equalisation and Space-Time Coding: EXIT-Chart-Aided Near-Capacity Designs for Wireless Channels , 2011 .
[32] An-Yeu Wu,et al. Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[33] K.K. Parhi,et al. High-Throughput Radix-4 logMAP Turbo Decoder Architecture , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.
[34] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[35] Gregory J. Pottie,et al. Wireless integrated network sensors , 2000, Commun. ACM.