A frequency-agile single-chip QAM modulator with beamforming diversity

Architecture and circuit design techniques for VLSI implementation of a single-chip quadrature amplitude modulation (QAM) modulator with frequency agility and antenna beamforming characteristics are presented. In order to achieve reliable wireless communication modem function, the single chip all-digital QAM modulator implements various features, including high data rates with bandwidth efficiency, flexibility, meeting a wide variety of user throughput requirements with variable and width and data rates in a multi-user system, and robustness, incorporating diversity and redundancy techniques to guarantee robust communication for various operating environments. The modulator components consist of several digital processing building blocks, including various finite-impulse-response (FIR) filters, an innovative variable interpolation filter, a four-channel frequency translator with quadrature mixer for antenna beamforming diversity, a quadrature direct digital frequency synthesizer (QDDFS), a numerically controlled oscillator (NCO), a QAM formatter, a pseudorandom noise (PN) generator, an x/sinx filter, and a microcontroller interface. An optimized architecture and chip implementation for the variable modulator is derived and evaluated which will support symbol rates from 6 kBaud to 8.75 MBaud continuously and digitally flexible IF frequencies up to 70 MHz with four-channel antenna beamforming function.

[1]  Erup.  Interpolation in Digital Modems-Part 11 : Implementation and Performance , 2000 .

[2]  H. Samueli,et al.  VLSI architectures for a high-speed tunable digital modulator/ demodulator/bandpass-filter chip set , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[3]  C. W. Farrow,et al.  A continuously variable digital delay element , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[4]  F. Gardner.  Interpolation in Digital Modems-Part I: Fundamentals , 2000 .

[5]  Venceslav F. Kroupa,et al.  A 200 MHz Quadrature Digital Synthesizer/Mixer in 0.8 m CMOS , 1999 .

[6]  Tomás Lang,et al.  Digital systems and hardware/firmware algorithms , 1985 .

[7]  Floyd M. Gardner,et al.  Interpolation in digital modems. I. Fundamentals , 1993, IEEE Trans. Commun..

[8]  H. Samueli,et al.  A 150-MHz Direct Digital Frequency Synthesizer In 1.25/spl mu/m CMOS With -90dBc Spurious Performance , 1991 .

[9]  Venceslav F. Kroupa.  A Digital Frequency Synthesizer , 1999 .

[10]  S. Biyiksiz,et al.  Multirate digital signal processing , 1985, Proceedings of the IEEE.

[11]  Lars Erup,et al.  Interpolation in digital modems. II. Implementation and performance , 1993, IEEE Trans. Commun..

[12]  H. Samueli,et al.  A VLSI architecture for a frequency-agile single-chip 10-MBaud digital QAM modulator , 1999, Seamless Interconnection for Universal Services. Global Telecommunications Conference. GLOBECOM'99. (Cat. No.99CH37042).

[13]  Henry Samueli,et al.  A 200-MHz quadrature digital synthesizer/mixer in 0.8-/spl mu/m CMOS , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.