The Research of Efficient Dual-Port SRAM Data Exchange without Waiting with FIFO-Based Cache
暂无分享,去创建一个
Xu Wei | Ping Zhao | Sen Cheng | Jingjing Tan | Alfred Ji Qianqian | Yong Wei | P. Zhao | J. Tan | Sen Cheng | Xu Wei | Yong Wei
[1] Shambhu J. Upadhyaya,et al. Defect Analysis and Defect Tolerant Design of Multi-port SRAMs , 2008, J. Electron. Test..
[2] H. Fujiwara,et al. Which is the best dual-port SRAM in 45-nm process technology? — 8T, 10T single end, and 10T differential — , 2008, 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial.
[3] Jiannong Cao,et al. Mailbox-Based Scheme for Designing Mobile Agent Communication Protocols , 2002, Computer.
[4] Hao-I Yang,et al. A Controllable low-power dual-port embedded SRAM for DSP processor , 2007, 2007 IEEE International Workshop on Memory Technology, Design and Testing.
[5] Fei Li. Fairness Analysis in Competitive FIFO Buffer Management , 2008, 2008 IEEE International Performance, Computing and Communications Conference.
[6] Yang Ming,et al. A 16-Port Data Cache for Chip Multi-Processor Architecture , 2007, 2007 8th International Conference on Electronic Measurement and Instruments.
[7] Xu Xiaofei,et al. The research on zero-copy receiving method based on communication-page pool , 2003, Proceedings of the Fourth International Conference on Parallel and Distributed Computing, Applications and Technologies.
[8] J. Conan,et al. Mobile Station Location Estimation for MIMO Communication Systems , 2006, International Symposium on Wireless Communication Systems.
[9] J.A. Stankovic,et al. Denial of Service in Sensor Networks , 2002, Computer.