Practical Hardware Implementation of Self-configuring Neural Networks

This work provides practical guidelines for an efficient hardware implementation of Neural Networks. Networks are configured using a practical self-learning architecture that iterates a basic Genetic Algorithm. The learning methodology is based on the generation of random vectors that can be extracted from chaotic signals. The proposed solution is applied to estimate the processing efficiency of Spiking Neural Networks.

[1]  Krzysztof J. Cios,et al.  Solving graph algorithms with networks of spiking neurons , 1999, IEEE Trans. Neural Networks.

[2]  Rainer Malaka,et al.  Solving nonlinear optimization problems using networks of spiking neurons , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[3]  Antoni Morro,et al.  A simple CMOS chaotic integrated circuit , 2008, IEICE Electron. Express.

[4]  Wulfram Gerstner,et al.  Spiking Neuron Models , 2002 .

[5]  Wulfram Gerstner,et al.  Spiking Neuron Models: An Introduction , 2002 .