Modeling techniques for board level drop test for a wafer-level package

Reliability performance during drop impact is critical for electronic handheld devices. In this paper, a comprehensive study in efficiency and accuracy of multiple finite element modeling approaches and solution techniques for a wafer-level package (WLP) is presented. JEDEC specified test board is used for the model study. A direct acceleration input method is introduced. Two types of global finite element models for a typical WLP are studied: solder layer and solder bump models. Two different approaches, full implicit dynamics and mode superposition, are applied to solve the JEDEC board dynamic responses. Based on this study, the 8-node solid element with smeared solder layer model, and the full implicit dynamics with either input-G or direct acceleration method are recommend. This combination results in short solution time and produces accurate dynamic solutions for drop test board. It has been found that the fundamental natural frequency of a JEDEC board with WLP typically ranges from 200 to 250 Hz for a large range of array size. There is a large strain gradient close to the component edge for each package on the test board. Due to the rigidity of the silicon chip, the board strain at the center of each component on the opposite side of PCB does not reflect the local bending behaviors of the board. The center of the board between two components might be a stationary point, which does not capture the board bending. With the increase of the chip size, the board strain at edge of each component will increase. The board peak strain at the corner package (U1, U5, U11, and U15) has been found greater than that at the center package (U8), but the bending direction is opposite. The components U6 and U10 have lowest board strains among all components.

[1]  Chwee Teck Lim,et al.  Investigating the drop impact of portable electronic products , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[2]  Xuejun Fan,et al.  Effect of finite element modeling techniques on solder joint fatigue life prediction of flip-chip BGA packages , 2006, 56th Electronic Components and Technology Conference 2006.

[3]  Jing-en Luan,et al.  Novel board level drop test simulation using implicit transient analysis with input-G method , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[4]  Chwee Teck Lim,et al.  Drop impact survey of portable electronic products , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[5]  Yong Liu,et al.  Board Level Drop Test Simulation for an Advanced MLP , 2007, 2007 8th International Conference on Electronic Packaging Technology.

[6]  Zhaowei Zhong,et al.  Advanced experimental and simulation techniques for analysis of dynamic responses during drop impact , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[7]  Zhaowei Zhong,et al.  Novel numerical and experimental analysis of dynamic responses under board level drop test , 2004, 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, 2004. EuroSimE 2004. Proceedings of the.

[8]  Loh Wei Keat,et al.  Nonlinear dynamic behavior of thin PCB board for solder joint reliability study under shock loading , 2005, 2005 International Symposium on Electronics Materials and Packaging.

[9]  Liping Zhu,et al.  Modeling technique for reliability assessment of portable electronic product subjected to drop impact loads , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[10]  Z. Zhong,et al.  Board level drop test and simulation of TFBGA packages for telecommunication applications , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[11]  Kian Meng Lim,et al.  Drop impact test - mechanics & physics of failure , 2002, 4th Electronics Packaging Technology Conference, 2002..