A Behavioral Model for Sigma Delta Fractional PLL and Applications to Circuit Dimensioning

This paper presents an accurate high level model for the design of sigma-delta fractional Phase locked loop (PLL) architectures. High level models provide simulation speedups of about two orders of magnitude when compared to transistor level simulation. When compared to other models presented in the literature the proposed model has the advantage of having the frequency instead of phase as the output of the VCO. This approach greatly simplifies the implementation of the PLL blocks and results in an increase of the overall model performance. Several nonlinear phenomenons’s such as cycle slipping, spurious signals and phase noise are also accurately modelled. Finally, this paper combines genetic algorithms with the proposed behavioral model to optimize the PLL parameters and reduce the impact of the sigma-delta phase noise.

[1]  E. Drucker.  MODEL PLL DYNAMICS AND PHASE-NOISE PERFORMANCE , 1999 .

[2]  Lars C. Jansson,et al.  A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.

[3]  Ian Galton,et al.  Delta-sigma data conversion in wireless transceivers , 2002 .

[4]  Xiaolue Lai,et al.  Fast PLL simulation using nonlinear VCO macromodels for accurate prediction of jitter and cycle-slipping due to loop nonidealities and supply noise , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[5]  Christine M. Anderson-Cook.  Practical Genetic Algorithms (2nd ed.) , 2005 .

[6]  Ken Kundert,et al.  Predicting the Phase Noise and Jitter of PLL-Based Frequency Synthesizers , 2009 .

[7]  Huazhong Yang,et al.  Behavioral modeling and simulation of jitter and phase noise in fractional-N PLL frequency synthesizer , 2004, Proceedings of the 2004 IEEE International Behavioral Modeling and Simulation Conference, 2004. BMAS 2004..

[8]  Jaijeet S. Roychowdhury,et al.  Fast PLL simulation using nonlinear VCO macromodels for accurate prediction of jitter and cycle-slipping due to loop non-idealities and supply noise , 2005, ASP-DAC.

[9]  Mitchell D. Trott,et al.  A modeling approach for ΣΔ fractional-N frequency synthesizers allowing straightforward noise analysis , 2002, IEEE J. Solid State Circuits.

[10]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[11]  Scott E. Meninger,et al.  A fractional- N frequency synthesizer architecture utilizing a mismatch compensated PFD/DAC structure for reduced quantization-induced phase noise , 2003 .