Direct Cell-Stability Test Techniques for an SRAM Macro with Asymmetric Cell-Bias-Voltage Modulation
暂无分享,去创建一个
Osamu Hirabayashi | Yasuhisa Takeyama | Keiichi Kushida | Tomoaki Yabe | Takahiko Sasaki | Akira Katayama | Nobuaki Otsuka
[1] S. Kosonocky,et al. Fluctuation limits & scaling opportunities for CMOS SRAM cells , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[2] Manoj Sachdev,et al. An SRAM weak cell fault model and a DFT technique with a programmable detection threshold , 2004, 2004 International Conferce on Test.
[3] Manoj Sachdev,et al. Word line pulsing technique for stability fault detection in SRAM cells , 2005, IEEE International Conference on Test, 2005..
[4] Sani R. Nassif,et al. Statistical analysis of SRAM cell stability , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[5] E. Seevinck,et al. Static-noise margin analysis of MOS SRAM cells , 1987 .
[6] A. Asenov,et al. Impact of Random Dopant Fluctuation on Bulk CMOS 6-T SRAM Scaling , 2006, European Solid-State Device Research Conference.
[7] Andrew R. Brown,et al. Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .
[8] D. Burnett,et al. Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits , 1994, Proceedings of 1994 VLSI Technology Symposium.