MAISE: An Interconnect Simulation Engine for Timing and Noise Analysis
暂无分享,去创建一个
[1] Lawrence T. Pileggi,et al. Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Mattan Kamon,et al. A coordinate-transformed Arnoldi algorithm for generating guaranteed stable reduced-order models of RLC circuits , 1999 .
[3] Kijun Lee,et al. Reduced modified nodal approach to circuit analysis , 1985 .
[4] Kenneth L. Shepard,et al. Harmony: static noise analysis of deep submicron digital integrated circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Roland W. Freund. SPRIM: structure-preserving reduced-order interconnect macromodeling , 2004, ICCAD 2004.
[6] Lawrence T. Pileggi,et al. PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.
[7] B. Moore. Principal component analysis in linear systems: Controllability, observability, and model reduction , 1981 .
[8] Roland W. Freund,et al. Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.
[9] J. Phillips,et al. Poor man's TBR: a simple model reduction scheme , 2005 .
[10] Barry W. Peyton,et al. A Supernodal Cholesky Factorization Algorithm for Shared-Memory Multiprocessors , 1991, SIAM J. Sci. Comput..
[11] Lawrence T. Pileggi,et al. RICE: rapid interconnect circuit evaluation using AWE , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Vivek Raghavan,et al. AWESpice: a general tool for the accurate and efficient simulation of interconnect problems , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.