A high performance CMOS programmable logic core

Programmable logic cores (PLCs) have become available for systems on a chip (SOCs). We describe a novel highspeed PLC architecture. By combining a high-performance dynamic logic style (output prediction logic or OPL), wired-OR structures, a unidirectional routing flow and a product-term-based structure, this architecture achieves an average speedup of 5.7 times over commercial look-up-table (LUT) based architectures using static CMOS. Experimental results for a prototype block fabricated in the TSMC 0.18 /spl mu/m/1.8 V CMOS process are presented.

[1]  Tyler Thorp,et al.  Output prediction logic: a high-performance CMOS design technique , 2000, Proceedings 2000 International Conference on Computer Design.

[2]  Scott Hauck,et al.  The Chimaera reconfigurable functional unit , 1997, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Jason Cong,et al.  Technology mapping for k/m-macrocell based FPGAs , 2000, FPGA '00.

[4]  Steven J. E. Wilton,et al.  Product-term-based synthesizable embedded programmable logic cores , 2003, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Carl Sechen,et al.  Design and synthesis of dynamic circuits , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Carl Sechen,et al.  Application of output prediction logic to differential CMOS , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.