A Delay Line Circuit Layout For Crosstalk Minimization Using Genetic Algorithm and Experimental Verification