Reducing power and latency in 2-D mesh NoCs using globally pseudochronous locally synchronous clocking
暂无分享,去创建一个
[1] Christer Svensson,et al. Self-tested self-synchronization circuit for mesochronous clocking , 2001 .
[2] Ken Mai,et al. The future of wires , 2001, Proc. IEEE.
[3] Pong-Fei Lu,et al. Physical design of a fourth-generation POWER GHz microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[4] William J. Dally,et al. Digital systems engineering , 1998 .
[5] S. Lipa,et al. Rotary traveling-wave oscillator arrays: a new clock technology , 2001 .
[6] I. Soderquist. Globally updated mesochronous design style , 2003 .
[7] Johnny Öberg,et al. Lowering power consumption in clock by using globally asynchronous locally synchronous design style , 1999, DAC '99.
[8] Behzad Razavi,et al. Rotary TravelingWave Oscillator Arrays: A New Clock Technology , 2003 .
[9] Jian Liu,et al. A global wire planning scheme for Network-on-Chip , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[10] Qing K. Zhu. High-speed clock network design , 2002 .
[11] Jiang Xu,et al. Wave pipelining for application-specific networks-on-chips , 2002, CASES '02.
[12] C. Patrick Yue,et al. Design of a 10GHz clock distribution network using coupled standing-wave oscillators , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[13] Johnny Öberg. Clocking Strategies for Networks-on-Chip , 2003, Networks on Chip.
[14] Axel Jantsch,et al. Load distribution with the proximity congestion awareness in a network on chip , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[15] Eby G. Friedman,et al. Clock distribution networks in synchronous digital integrated circuits , 2001, Proc. IEEE.