Implementation of a cycle by cycle variable speed processor

This paper presents an automatic variable speed processor (VSP) with the ability to change its clock rate on a cycle by cycle basis, according to program instructions being in the pipeline. To demonstrate the concept, we are using an Altera Nios processor coupled to a variable period clock synthesizer (VPCS) that is used as our variable speed clock generator. The clock period variations give a speedup, with little impact on energy consumption, and that speedup can be traded for energy reduction using voltage scaling. Our proposals are supported with a prototype implemented on the Altera embedded system development board that embeds a Strafix FPGA.

[1]  Yvon Savaria,et al.  Optimal design of synchronous circuits using software pipelining techniques , 2001, TODE.

[2]  Saraju P. Mohanty,et al.  Datapath scheduling using dynamic frequency clocking , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[3]  Ran Ginosar,et al.  Adaptive synchronization , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[4]  Augustus K. Uht,et al.  Uniprocessor performance enhancement through adaptive clock frequency control , 2005, IEEE Transactions on Computers.

[5]  Charles E. Leiserson,et al.  Retiming synchronous circuitry , 1988, Algorithmica.

[6]  Y. Savaria,et al.  A variable period clock synthesis (VPCS) architecture for next-generation power-aware SoC applications , 2004, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004..

[7]  Alessandro Trifiletti,et al.  A low-power microcontroller with on-chip self-tuning digital clock-generator for variable-load applications , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).