A 4 mW current-reused WiMAX LNA with resistance-feedback topology in 0.18 µm CMOS

This paper proposes a new low noise amplifier (LNA) circuit topology for WiMAX application. A feedback approach is applied to improve the linearity of LNA, and the power consumption of LNA can be reduced effectively by using the current reuse technique. Measured results of the proposed LNA achieve a noise figure of 3.6 dB and the third-intercept point (IIP3) of 0 dBm with power dissipation of only 4 mW from a 1.4 V supply voltage. The entire chip area occupies 0.55 mm × 0.96 mm in 0.18 µm CMOS process.

[1]  Yang Wang,et al.  Design of a fully integrated concurrent triple-band CMOS low noise amplifier , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[2]  Kuo-Liang Deng,et al.  A 0.6-22-GHz broadband CMOS distributed amplifier , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[3]  Man-Long Her,et al.  Design and implementation of a differential LNA for WiMAX system , 2009, 2009 15th Asia-Pacific Conference on Communications.

[4]  Jeng-Rern Yang,et al.  A concurrent multi-band low-noise amplifier for WLAN/WiMAX applications , 2008, 2008 IEEE International Conference on Electro/Information Technology.

[5]  A. Bevilacqua,et al.  An ultra-wideband CMOS LNA for 3.1 to 10.6 GHz wireless receivers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  Liang-Hung Lu,et al.  A compact 2.4/5.2-GHz CMOS dual-band low-noise amplifier , 2005 .

[7]  Ilku Nam,et al.  A Wideband CMOS Low Noise Amplifier Employing Noise and IM2 Distortion Cancellation for a Digital TV Tuner , 2009, IEEE J. Solid State Circuits.

[8]  B. Nauta,et al.  Wide-band CMOS low-noise amplifier exploiting thermal noise canceling , 2004, IEEE Journal of Solid-State Circuits.

[9]  E. Klumperink,et al.  Noise cancelling in wideband CMOS LNAs , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[10]  A. Fakhfakh,et al.  Dual band CMOS LNA design with current reuse topology , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..