An evaluation system for application specific architectures
暂无分享,去创建一个
[1] Norman P. Jouppi,et al. Available instruction-level parallelism for superscalar and superpipelined machines , 1989, ASPLOS 1989.
[2] Joseph A. Fisher,et al. Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.
[3] Michael J. Flynn,et al. ASIC microprocessors , 1989, MICRO 22.
[4] Alice M. Chiang. VLSI processor architectures for computer vision , 1989 .
[5] Alessandro De Gloria,et al. A Parallel Incremental Architecture for Prolog Program Execution , 1991 .
[6] Hans Mulder,et al. Cost-effective design of application specific VLIW processors using the SCARCE framework , 1989, MICRO 22.
[7] Norman P. Jouppi,et al. Available instruction-level parallelism for superscalar and superpipelined machines , 1989, ASPLOS III.