A Virtual A/D Converter Testbench for Educational Purpose — Development and Results This paper deals with a new concept of virtual testing engine for analogue-to-digital converters (ADCs). The whole system consists of program procedures to extract the most important ADC errors expressed in terms of integral and differential non-linearity (INL and DNL). The developed testbench is especially suitable for educational purpose because of modular conception of the system. The proposed testing engine is implemented in Maple™, bringing an ideal possibility to make a complex system for the simulations of ADC at the virtual level as well as at the circuit level. The system is a part of a complex environment using the Servo-loop and the Histogram method, combining their features so as to obtain high level of versatility. However, in this paper we concentrate only on the results from the Servo-loop method. The Servo-loop solution proposed here employs an effective search algorithm and improves convergence properties resulting in a significant reduction of the simulation time.
[1]
C. Wegener,et al.
A Contribution to Advanced Extraction Methods for Static ADC Non-linearity
,
2007,
2007 IEEE Instrumentation & Measurement Technology Conference IMTC 2007.
[2]
D. G. Nairn.
Algorithmic and Pipelined A/D Converters
,
1993
.
[3]
Gordon W. Roberts,et al.
An Introduction to Mixed-Signal IC Test and Measurement
,
2000
.
[4]
Bruce A. Wooley,et al.
The efficiency of methods for measuring A/D converter linearity
,
1999,
IEEE Trans. Instrum. Meas..
[5]
E. L. Harder,et al.
The Institute of Electrical and Electronics Engineers, Inc.
,
2019,
2019 IEEE International Conference on Software Architecture Companion (ICSA-C).
[6]
Michael Peter Kennedy,et al.
LEMMA-ADC: the linear error mechanism modelling algorithm applied to A/D-converters
,
1999
.