Analysis of resistive bridging fault detection in BiCMOS digital ICs

This paper presents a study of the effects on the electrical behavior of BiCMOS digital circuits induced by bridging faults, whose resistance value is shown to have a strong impact on the static and dynamic behavior of faulty gates and of their fan-out gates. The problem of fault detection is addressed considering different testing techniques (current monitoring, functional, and delay testing). Electrical simulation has been used to investigate the main differences between BiCMOS and CMOS circuits. It is shown that, because of the large driving capability of BJTs, the detection of bridging faults in BiCMOS circuits is more difficult than in the CMOS case when functional or delay testing is used whereas it becomes more effective when adopting current monitoring. >

[1]  K. C. Y. Mei,et al.  Bridging and Stuck-At Faults , 1974, IEEE Transactions on Computers.

[2]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[3]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[4]  Jacob A. Abraham,et al.  Generating Tests for Physical Failures in MOS Logic Circuits , 1983, ITC.

[5]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[6]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[7]  Jerry Soden,et al.  Test Considerations for Gate Oxide Shorts in CMOS ICs , 1986, IEEE Design & Test of Computers.

[8]  J.A. Abraham,et al.  Fault and error models for VLSI , 1986, Proceedings of the IEEE.

[9]  Anura P. Jayasumana,et al.  On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates , 1987, 24th ACM/IEEE Design Automation Conference.

[10]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[12]  Bernard Courtois,et al.  Fault simulation and test pattern generation at the multiple-valued switch level , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[13]  M. Ray Mercer,et al.  A method of delay fault test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[14]  Wojciech Maly,et al.  Current sensing for built-in testing of CMOS circuits , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[15]  Sudhakar M. Reddy,et al.  On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[16]  Edward J. McCluskey,et al.  Detecting bridging faults with stuck-at test sets , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[17]  I. Masuda,et al.  Perspective on BiCMOS VLSIs , 1988 .

[18]  Charles F. Hawkins,et al.  Quiescent power supply current measurement for CMOS IC defect detection , 1989 .

[19]  M. R. Mercer,et al.  A statistical model for delay-fault testing , 1989, IEEE Design & Test of Computers.

[20]  K. M. Cham,et al.  A new BiCMOS/CMOS gate comparison/design methodology and supply voltage scaling model , 1989, International Technical Digest on Electron Devices Meeting.

[21]  G. P. Rosseel,et al.  Influence of device parameters on the switching speed of BiCMOS buffers , 1989 .

[22]  James D. Gallia,et al.  High-performance BiCMOS 100 K-gate array , 1990 .

[23]  A. R. Alvarez,et al.  BiCMOS technology and applications , 1990 .

[24]  Wojciech Maly,et al.  CMOS bridging fault detection , 1990, Proceedings. International Test Conference 1990.

[25]  John A. Waicukauski,et al.  On computing the sizes of detected delay faults , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[26]  Tracy Larrabee,et al.  Testing for parametric faults in static CMOS circuits , 1990, Proceedings. International Test Conference 1990.

[27]  Jacob A. Abraham,et al.  BiCMOS fault models: is stuck-at adequate? , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[28]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[29]  Michele Favalli,et al.  Switch-Level Fault Simulation by Critical-Path Tracing , 1991 .

[30]  Michele Favalli,et al.  Fault simulation of unconventional faults in CMOS circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Anura P. Jayasumana,et al.  Behavior of faulty single BJT BiCMOS logic gates , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[32]  Dhamin Al-Khalili,et al.  Testability analysis and fault modeling of BiCMOS circuits , 1992, J. Electron. Test..

[33]  Edward J. McCluskey,et al.  Non-conventional faults in BiCMOS digital circuits , 1992, Proceedings International Test Conference 1992.

[34]  Michele Favalli,et al.  Analysis of Steady State Detection of Resistive Bridging Faults in BiCMOS Digital ICs , 1992, Proceedings International Test Conference 1992.