A programmable BIST architecture for clusters of multiple-port SRAMs
暂无分享,去创建一个
[1] Kewal K. Saluja,et al. Built-in self-testing of random-access memories , 1990, Computer.
[2] Yervant Zorian,et al. A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[3] Yervant Zorian,et al. HD/sup 2/BIST: a hierarchical framework for BIST scheduling, data patterns delivering and diagnosis in SoCs , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[4] Said Hamdioui,et al. Consequences of port restrictions on testing two-port memories , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[5] Yervant Zorian,et al. HD-BIST: a hierarchical framework for BIST scheduling and diagnosis in SOCs , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[6] Ad J. van de Goor,et al. March tests for word-oriented memories , 1998, Proceedings Design, Automation and Test in Europe.
[7] Michael Nicolaidis,et al. Testing complex couplings in multiport memories , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[8] Hiroki Koike,et al. A BIST scheme using microprogram ROM for large capacity memories , 1990, Proceedings. International Test Conference 1990.