A low-power orthogonal current-reuse amplifier for parallel sensing applications

We demonstrate a low-noise CMOS amplifier array using orthogonal bias current-reuse to improve fundamental noise-power trade-offs. The architecture presented uses stacking to share bias current among the input differential pairs of four amplifiers. By using the output drain currents of each differential pair as tail currents for the next stage, we save bias current. By arranging the stacked differential pairs appropriately, we generate 16 output currents that encode the original inputs in a linearly independent (orthogonal) fashion. These outputs are then recombined in much lower power output stages to reconstruct amplified versions of the inputs. Our design was built in standard 130nm CMOS and has a noise efficiency factor (NEF) of 2.7, close to the lowest published for a differential amplifier. However, amortizing bias current across the 4 parallel amplifier paths in the NEF calculation yields an effective NEF of 1.54. The input-referred noise ranges from 14.5 ßVrms to 17.4 /iVrm. between amplifiers in the stack over bandwidths of 426 kHz to 530.2 kHz while consuming a total power of 19.6 μ-W, or 4.9 μ\¥ per path. Orthogonal biasing avoids cross-talk between stacked amplifier paths, providing isolation of 37 dB or better.

[1]  W.M.C. Sansen,et al.  A micropower low-noise monolithic instrumentation amplifier for medical purposes , 1987 .

[2]  Fan Zhang,et al.  A 500µW neural tag with 2µVrms AFE and frequency-multiplying MICS/ISM FSK transmitter , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  R. R. Harrison,et al.  A low-power low-noise CMOS amplifier for neural recording applications , 2003, IEEE J. Solid State Circuits.

[4]  Kristofer S. J. Pister,et al.  An ultra-low power 900 MHz RF transceiver for wireless sensor networks , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).

[5]  R.R. Harrison,et al.  A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System , 2006, IEEE Journal of Solid-State Circuits.

[6]  J. Holleman,et al.  A Sub-Microwatt Low-Noise Amplifier for Neural Recording , 2007, 2007 29th Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[7]  Rahul Sarpeshkar,et al.  An Energy-Efficient Micropower Neural Recording Amplifier , 2007, IEEE Transactions on Biomedical Circuits and Systems.

[8]  Carver A. Mead,et al.  Analog VLSI adaptive logarithmic wide-dynamic-range photoreceptor , 1994 .

[9]  Behzad Razavi,et al.  A low-power 2.4-GHz transmitter/receiver CMOS IC , 2003, IEEE J. Solid State Circuits.

[10]  Kristofer S. J. Pister,et al.  IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE An Ultra-low Power 900 MHz RF Transceiver for Wireless Sensor Networks , 2004 .