Parallel CRC Realization
暂无分享,去创建一个
[1] Michael Braun,et al. Parallel CRC Computation in FPGAs , 1996, FPL.
[2] Michael John Sebastian Smith,et al. Application-specific integrated circuits , 1997 .
[3] William Stallings,et al. Data and Computer Communications , 1985 .
[4] Josep Rifà,et al. A characterization of 1-perfect additive codes , 1999, IEEE Trans. Inf. Theory.
[5] Aram Perez,et al. Byte-Wise CRC Calculations , 1983, IEEE Micro.
[6] Tenkasi V. Ramabadran,et al. A tutorial on CRC computations , 1988, IEEE Micro.
[7] Gene F. Franklin,et al. Feedback Control of Dynamic Systems , 1986 .
[8] Michael Sprachmann. Automatic generation of parallel CRC circuits , 2001, IEEE Design & Test of Computers.
[9] Chung-Ho Chen,et al. A Systematic Approach for Parallel CRC Computations , 2001, J. Inf. Sci. Eng..
[10] Dilip V. Sarwate. Computation of cyclic redundancy checks via table look-up , 1988, CACM.
[11] Riccardo Sisto,et al. Parallel CRC generation , 1990, IEEE Micro.
[12] Georgia Griffiths,et al. The tea-leaf reader algorithm: an efficient implementation of CRC-16 and CRC-32 , 1987, CACM.
[13] Edward J. McCluskey,et al. Analysis of Checksums, Extended-Precision Checksums, and Cyclic Redundancy Checks , 1990, IEEE Trans. Computers.
[14] W. W. PETERSONt,et al. Cyclic Codes for Error Detection * , 2022 .
[15] John McCluskey. High speed calculation of cyclic redundancy codes , 1999, FPGA '99.
[16] Ian Sinclair. Integrated Circuits , 1983 .