Interconnect-dominated VLSI design

This paper demonstrates the problems long, lossy wires pose for VLSI design as devices shrink to deep submicron dimensions. The degree to which both repeater insertion and reverse scaling of wire sizes are required to meet GHz clock frequency projections are estimated using a detailed wire distribution and a detailed processor model (RIPE). We also show how to achieve good floorplans with repeater insertion.

[1]  René A. J. Janssen,et al.  Electrochemical Society Proceedings , 2000 .

[2]  G. A. Sai-Halasz,et al.  Performance trends in high-end processors , 1995, Proc. IEEE.

[3]  Evan E. Davidson.  Large chip vs. MCM for a high-performance system , 1998, IEEE Micro.

[4]  Kevin J. Nowka,et al.  Designing for a gigahertz [guTS integer processor] , 1998, IEEE Micro.

[5]  Takayasu Sakurai,et al.  Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs , 1993 .

[6]  Maggie Zhi-Wei Kang,et al.  Delay bounded buffered tree construction for timing driven floorplanning , 1997, ICCAD 1997.

[7]  Christopher M. Durham,et al.  High Speed CMOS Design Styles , 1998 .

[8]  C. Leonard Berman,et al.  The fanout problem: from theory to practice , 1989 .

[9]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1996 .

[10]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .

[11]  Dhanistha Panyasak,et al.  Circuits , 1995, Annals of the New York Academy of Sciences.

[12]  William J. Bowhill,et al.  Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU , 1995, Digit. Tech. J..

[13]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[14]  Kenneth Rose,et al.  Modeling Microprocessor Performance , 1998 .

[15]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990 .