Characterization of deep-submicron varactor mismatches in a digitally controlled oscillator

The use of deep sub-micron CMOS processes presents several daunting challenges to the RF designers. The latest CMOS technologies, optimized for parameters suited to digital designs only, are forcing the analog and mixed-signal designers to make multi-dimensional trade-offs. In general, the lack of adequate analog device characterization and inaccurate SPICE models mandate several expensive additional design and fabrication iterations before arriving at an acceptable solution. Sometimes, the task is further complicated by the difficulty in even making reliable lab measurements due to accuracy issues caused by probing noise, minuscule device sizing, dynamic effects and loading. This paper summarizes the harmonic characterization techniques used to estimate the mismatches in the minimal size inversion-type CMOS varactors in a digitally controlled oscillator (DCO). The DCO is a centerpiece of the first ever all-digital phase locked loop (ADPLL) fabricated in 90 nm digital CMOS that meets the challenging GSM performance specifications. Simulation as well as lab measurements confirm that the tracking bank varactors have a better than 5.5% mismatch, thus contributing to the excellent modulation performance.

[1]  Judith Maget,et al.  Influence of novel MOS varactors on the performance of a fully integrated UMTS VCO in standard 0.25-/spl mu/m CMOS technology , 2002 .

[2]  Poras T. Balsara,et al.  A first digitally-controlled oscillator in a deep-submicron CMOS process for multi-GHz wireless applications , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[3]  T.H. Lee,et al.  Oscillator phase noise: a tutorial , 1999, IEEE Journal of Solid-State Circuits.

[4]  Poras T. Balsara,et al.  A first multigigahertz digitally controlled oscillator for wireless applications , 2003 .

[5]  D. Leipold,et al.  SOC CMOS technology for personal Internet products , 2003 .

[6]  Behzad Razavi,et al.  CMOS technology characterization for analog and RF design , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[7]  Meng-Chang Lee,et al.  All-digital PLL and GSM/EDGE transmitter in 90nm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Poras T. Balsara,et al.  Event-driven Simulation and modeling of phase noise of an RF oscillator , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.