Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias

We propose approximate dividers with near-zero error bias for both integer and floating-point numbers. The integer divider, INZeD, is designed using a novel, analytically deduced error-correction method in an approximate log based divider. The floating-point divider, FaNZeD, is based on a highly optimized mantissa divider that is inspired by INZeD. Both of the dividers are error configurable.Our results show that the INZeD dividers have error bias in the range of 0.01-4.4% with area-delay product improvement of $25\times - 95 \times $ and power improvement of $4.7 \times - 15 \times $ when compared to the accurate integer divider. Likewise, compared to IEEE single-precision floating-point divider, FaNZeD dividers offer up to $985 \times $ area-delay product and $77 \times $ power improvements with error bias in the range of $0.04 -2.2$%. Most importantly, using our FaNZeD dividers, floating-point arithmetic can be more resource-efficient than fixed-point arithmetic because most of the FaNZeD dividers are even smaller and have better area-delay product than the 8bit and 16-bit accurate integer dividers. Finally, our dividers show negligible effect on the output quality when evaluated with AlexNet and JPEG compression applications.

[1]  Fabrizio Lombardi,et al.  On the Design of Approximate Restoring Dividers for Error-Tolerant Applications , 2016, IEEE Transactions on Computers.

[2]  Fabrizio Lombardi,et al.  Design of Approximate High-Radix Dividers by Inexact Binary Signed-Digit Addition , 2017, ACM Great Lakes Symposium on VLSI.

[3]  Fabrizio Lombardi,et al.  Design of Approximate Unsigned Integer Non-restoring Divider for Inexact Computing , 2015, ACM Great Lakes Symposium on VLSI.

[4]  Michael S. Bernstein,et al.  ImageNet Large Scale Visual Recognition Challenge , 2014, International Journal of Computer Vision.

[5]  Fabrizio Lombardi,et al.  Design, Evaluation and Application of Approximate High-Radix Dividers , 2018, IEEE Transactions on Multi-Scale Computing Systems.

[6]  Sherief Reda,et al.  A low-power dynamic divider for approximate applications , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[7]  Fabrizio Lombardi,et al.  A comparative evaluation of approximate multipliers , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[8]  Kaushik Roy,et al.  Approximate computing and the quest for computing efficiency , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[9]  Sherief Reda,et al.  DRUM: A Dynamic Range Unbiased Multiplier for approximate applications , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[10]  Wei Zhang,et al.  A low-power accuracy-configurable floating point multiplier , 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD).

[11]  Geoffrey E. Hinton,et al.  ImageNet classification with deep convolutional neural networks , 2012, Commun. ACM.

[12]  Sri Parameswaran,et al.  Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Luis Ceze,et al.  Architecture support for disciplined approximate programming , 2012, ASPLOS XVII.

[14]  Fabrizio Lombardi,et al.  Adaptive approximation in arithmetic circuits: A low-power unsigned divider design , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[15]  Arash Fayyazi,et al.  SEERAD: A high speed yet energy-efficient rounding-based approximate divider , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Kaushik Roy,et al.  Analysis and characterization of inherent application resilience for approximate computing , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[17]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[18]  Mehdi Kamal,et al.  An Energy-Efficient, Yet Highly-Accurate, Approximate Non-Iterative Divider , 2018, ISLPED.

[19]  Mehdi Kamal,et al.  TruncApp: A truncation-based approximate divider for energy efficient DSP applications , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[20]  Jing Li,et al.  Combining Restoring Array and Logarithmic Dividers into an Approximate Hybrid Design , 2018, 2018 IEEE 25th Symposium on Computer Arithmetic (ARITH).

[21]  E. V. Krishnamurthy,et al.  On Computer Multiplication and Division Using Binary Logarithms , 1963, IEEE Transactions on Electronic Computers.

[22]  Sparsh Mittal,et al.  A Survey of Techniques for Approximate Computing , 2016, ACM Comput. Surv..

[23]  Fabrizio Lombardi,et al.  A Comparative Review and Evaluation of Approximate Adders , 2015, ACM Great Lakes Symposium on VLSI.