A current-mode conductance-based silicon neuron for address-event neuromorphic systems

Silicon neuron circuits emulate the electrophysiological behavior of real neurons. Many circuits can be integrated on a single Very Large Scale Integration (VLSI) device, and form large networks of spiking neurons. Connectivity among neurons can be achieved by using time multiplexing and fast asynchronous digital circuits. As the basic characteristics of the silicon neurons are determined at design time, and cannot be changed after the chip is fabricated, it is crucial to implement a circuit which represents an accurate model of real neurons, but at the same time is compact, low-power and compatible with asynchronous logic. Here we present a current-mode conductancebased neuron circuit, with spike-frequency adaptation, refractory period, and bio-physically realistic dynamics which is compact, low-power and compatible with fast asynchronous digital circuits.

[1]  Tobi Delbrück,et al.  A Multichip Pulse-Based Neuromorphic Infrastructure and Its Application to a Model of Orientation Selectivity , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[3]  Kwabena Boahen,et al.  Synchrony in Silicon: The Gamma Rhythm , 2007, IEEE Transactions on Neural Networks.

[4]  Kwabena Boahen,et al.  Neuronal ion-channel dynamics in silicon , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  K. Meier,et al.  A new VLSI model of neural microcircuits including spike time dependent plasticity , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[6]  G. L. Massonc,et al.  Hardware computation of conductance-based neuron models , 2004 .

[7]  Wulfram Gerstner,et al.  Adaptive exponential integrate-and-fire model as an effective description of neuronal activity. , 2005, Journal of neurophysiology.

[8]  J.V. Arthur,et al.  Recurrently connected silicon neurons with active dendrites for one-shot learning , 2004 .

[9]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[10]  G. Indiveri,et al.  An ultra low power current-mode filter for neuromorphic systems and biomedical signal processing , 2006, 2006 IEEE Biomedical Circuits and Systems Conference.

[11]  R. Douglas,et al.  A silicon neuron , 1991, Nature.

[12]  Stephen P. DeWeerth,et al.  A multiconductance silicon neuron with biologically matched dynamics , 2004, IEEE Transactions on Biomedical Engineering.

[13]  Eugene M. Izhikevich,et al.  Simple model of spiking neurons , 2003, IEEE Trans. Neural Networks.

[14]  Giacomo Indiveri,et al.  A low-power adaptive integrate-and-fire neuron circuit , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[15]  Kwabena Boahen,et al.  Space-rate coding in an adaptive silicon neuron , 2001, Neural Networks.

[16]  D. R. Frey,et al.  Log-domain filtering: An approach to current-mode fil-tering , 1993 .

[17]  Piotr Dudek,et al.  Compact silicon neuron circuit with spiking and bursting behaviour , 2008, Neural Networks.

[18]  Paul E. Hasler,et al.  A bio-physically inspired silicon neuron , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Shih-Chii Liu,et al.  Analog VLSI: Circuits and Principles , 2002 .

[20]  A. van Schaik.  Building blocks for electronic spiking neural networks. , 2001, Neural networks : the official journal of the International Neural Network Society.

[21]  Johannes Schemmel,et al.  Wafer-scale integration of analog neural networks , 2008, 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence).

[22]  Chiara Bartolozzi,et al.  Synaptic Dynamics in Analog VLSI , 2007, Neural Computation.

[23]  Kwabena Boahen,et al.  Point-to-point connectivity between neuromorphic chips using address events , 2000 .