A thermal, mechanical, and electrical study of voiding in the solder die-attach of power MOSFETs

Large area die-attach defects have been shown to increase the thermal impedance of power semiconductor devices. The changes in thermal performance are simulated and measured in the silicon die using one-, two-, and three-dimensional methods. Experimental measurements for devices with various levels of die-attach void growth are presented. This data is then correlated with finite element thermal modeling to improve the estimate of peak die temperature for voided semiconductor devices. The results present a complete understanding of the heat flow within the voided semiconductor package with an estimate of its impact on performance over its lifetime.

[1]  J. Flannery,et al.  Characterisation of die attach for power devices using thermal impedance measurement practice and experiment , 2000, ITHERM 2000. The Seventh Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (Cat. No.00CH37069).

[2]  Seung-Ki Sul,et al.  On-line estimation of IGBT junction temperature using on-state voltage drop , 1998, Conference Record of 1998 IEEE Industry Applications Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242).

[3]  E. Beyne,et al.  Evaluation of structural degradation in packaged semiconductor components using a transient thermal characterisation technique , 1996 .

[4]  V. Sarihan,et al.  Energy based methodology for damage and life prediction of solder joints under thermal cycling , 1993, Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93).

[5]  J. W. Sofia,et al.  Analysis of thermal transient data with synthesized dynamic models for semiconductor devices , 1994, Proceedings of the Technical Program. ELECTRO 99 (Cat. No.99CH36350).

[6]  N. Zhu,et al.  Thermal impact of solder voids in the electronic packaging of power devices , 1999, Fifteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.99CH36306).

[7]  J.D. van Wyk,et al.  Void induced thermal impedance in power semiconductor modules: some transient temperature effects , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[8]  J.D. van Wyk,et al.  Experimental measurement and simulation of thermal performance due to aging in power semiconductor devices , 2002, Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344).

[9]  Jun He,et al.  Direct measurement and analysis of the time-dependent evolution of stress in silicon devices and solder interconnections in power assemblies , 1998, Conference Record of 1998 IEEE Industry Applications Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242).

[10]  O. Valenzuela,et al.  Mechanism of power dissipation capability of power MOSFET devices: comparative study between LDMOS and VDMOS transistors , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[11]  Wu-chen Wu,et al.  Investigation on the long term reliability of power IGBT modules , 1995, Proceedings of International Symposium on Power Semiconductor Devices and IC's: ISPSD '95.

[12]  D. L. Blackburn,et al.  Simulating the dynamic electrothermal behavior of power electronic circuits and systems , 1993 .