Harmonic Tuning of Stacked SiGe Power Amplifiers Using Active Load Pull

Stacked power amplifiers (PAs) have gained a lot of attention recently because of increased output power through equal distribution of output voltage swing among the stacked transistors. However, commonly employed PA design techniques, such as waveform engineering or harmonic tuning, often suffer in stacked configuration, and the enhancement in power-added efficiency (PAE) remains poor. This letter analyzes the feasibility of harmonic tuning techniques applied to stacked amplifiers. An analysis is presented to show how harmonic tuning at the output affects harmonic optimization of stacked transistors and how this depends on the base termination impedance. Three different device configurations (cascode, tri-stacked, and quad-stacked) have been characterized at $X$ -band. Measured results show harmonic PAE enhancement degrades as the number of stacked transistors increases, which is in agreement with the analysis presented.

[1]  Peter M. Asbeck,et al.  Multigate-Cell Stacked FET Design for Millimeter-Wave CMOS Power Amplifiers , 2016, IEEE Journal of Solid-State Circuits.

[2]  F. Aryanfar,et al.  A Broadband Stacked Power Amplifier in 45-nm CMOS SOI Technology , 2013, IEEE Journal of Solid-State Circuits.

[3]  Hossein Hashemi,et al.  Waveform engineering in a mm-Wave stacked-HBT switching power amplifier , 2017, 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[4]  F. Ellinger,et al.  Analysis and Design of a Stacked Power Amplifier With Very High Bandwidth , 2012, IEEE Transactions on Microwave Theory and Techniques.