A 35 mW 30 dB gain control range current mode programmable gain amplifier with DC offset cancellation

A 6-bit programmable gain amplifier (PGA) with current mode exponential gain control is presented in this paper that achieves a linearity error within ±0.1 dB over a 30-dB wide gain control range. The proposed design topology has two digitally-variable gain amplifiers and a post amplifier that are interconnected by a differential pair wideband matching network to provide an enhanced gain bandwidth product. The proposed PGA has 35 mW power consumption and occupies 0.25 mm2 core die area.

[1]  Chih-Fan Liao,et al.  A 10Gb/s CMOS AGC Amplifier with 35dB Dynamic Range for 10Gb Ethernet , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2]  Shen-Iuan Liu,et al.  A 40Gb/s Transimpedance-AGC Amplifier with 19dB DR in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Yong-Zhong Xiong,et al.  A 5-Gb/s Automatic Gain Control Amplifier With Temperature Compensation , 2012, IEEE Journal of Solid-State Circuits.

[4]  Kaixue Ma,et al.  Temperature-Compensated dB-linear Digitally Controlled Variable Gain Amplifier With DC Offset Cancellation , 2013, IEEE Transactions on Microwave Theory and Techniques.