Highly compact and accurate circuit-level macro modeling of gate-all-around charge-trap flash memory

In this paper, a highly reliable circuit model of gate-all-around (GAA) charge-trap flash (CTF) memory cell is proposed, considering the transient behaviors for describing the program operations with improved accuracy. Although several compact models have been reported in the previous literature, time-dependent behaviors have not been precisely reflected and the failures tend to get worse as the operation time elapses. Furthermore, the developed SPICE models in this work have been verified by the measurement results of the fabricated flash memory cells having silicon–oxide–nitride–oxide–silicon (SONOS). This more realistic model would be beneficial in designing the system architectures and setting up the operation schemes for the leading three-dimensional (3D) stack CTF memory.

[1]  E. Lai,et al.  Study of the Gate-Sensing and Channel-Sensing Transient Analysis Method for Monitoring the Charge Vertical Location of SONOS-Type Devices , 2007, IEEE Transactions on Device and Materials Reliability.

[2]  Rich Liu,et al.  Physical Model of Field Enhancement and Edge Effects of FinFET Charge-Trapping NAND Flash Devices , 2009, IEEE Transactions on Electron Devices.

[3]  Guo-Qiang Lo,et al.  Modeling of gate-all-around charge trapping SONOS memory cells , 2010 .

[4]  L. Albani,et al.  A new compact DC model of floating gate memory cells without capacitive coupling coefficients , 2002 .

[5]  Songcheol Hong,et al.  A simple Flash memory cell model for transient circuit simulation , 2005 .

[6]  L. Larcher,et al.  Modeling nand Flash Memories for IC Design , 2008, IEEE Electron Device Letters.

[7]  M.J. van Duuren,et al.  Experimental Characterization of the Vertical Position of the Trapped Charge in Si Nitride-Based Nonvolatile Memory Cells , 2008, IEEE Transactions on Electron Devices.

[8]  Hans Reisinger,et al.  Transient conduction in multidielectric silicon–oxide–nitride–oxide semiconductor structures , 2001 .

[9]  Yun-Heub Song,et al.  Programming Characteristics on Three-Dimensional NAND Flash Structure Using Edge Fringing Field Effect , 2014 .

[10]  Byung-Gook Park,et al.  A New Programming Method to Alleviate the Program Speed Variation in Three-Dimensional Stacked Array NAND Flash Memory , 2014 .

[11]  Hyungcheol Shin,et al.  Program/Erase Model of Nitride-Based NAND-Type Charge Trap Flash Memories , 2010 .

[12]  Fu Jun,et al.  漸増ステップ・パルス・プログラミングに基づく雪崩注入とFowler‐Nordheim注入の間の金属‐酸化物‐窒化物‐酸化物‐シリコン・メモリ・セル中のチャージ重心力学 , 2011 .

[13]  Andrea L. Lacaita,et al.  Investigation of the ISPP dynamics and of the programming efficiency of charge-trap memories , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[14]  Gerard Ghibaudo,et al.  Modeling of program, erase and retention characteristics of charge-trap gate all around memories , 2011 .

[15]  Myounggon Kang,et al.  A Compact Model for Channel Coupling in Sub-30 nm NAND Flash Memory Device , 2011 .

[16]  Byung-Gook Park,et al.  The Compact Modeling of Channel Potential in Sub-30-nm NAND Flash Cell String , 2012, IEEE Electron Device Letters.

[17]  M.J. van Duuren,et al.  Experimental Extraction of the Charge Centroid and of the Charge Type in the P/E Operation of Sonos Memory Cells , 2006, 2006 International Electron Devices Meeting.

[18]  Luca Larcher,et al.  Compact modeling of TANOS program/erase operations for SPICE-like circuit simulations , 2013, Microelectron. J..

[19]  N. Yasuda,et al.  Dynamics of the Charge Centroid in Metal--Oxide--Nitride--Oxide--Silicon Memory Cells during Avalanche Injection and Fowler--Nordheim Injection Based on Incremental-Step-Pulse Programming , 2011 .

[20]  Young-Ho Lim,et al.  A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[21]  Myounggon Kang,et al.  Accurate Compact Modeling for Sub-20-nm nand Flash Cell Array Simulation Using the PSP Model , 2012, IEEE Transactions on Electron Devices.

[22]  Piero Olivo,et al.  A Compact Model for Erratic Event Simulation in Flash Memory Arrays , 2014, IEEE Transactions on Electron Devices.

[23]  Luca Larcher,et al.  A complete model of E2PROM memory cells for circuit simulations , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  E. Vianello,et al.  Experimental and Simulation Analysis of Program/Retention Transients in Silicon Nitride-Based NVM Cells , 2009, IEEE Transactions on Electron Devices.

[25]  Myounggon Kang,et al.  A Simple compact model for hot carrier injection phenomenon in 32 nm NAND flash memory device , 2010, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC).

[26]  G. Reimbold,et al.  In-depth analysis of 3D Silicon nanowire SONOS memory characteristics by TCAD simulations , 2010, 2010 IEEE International Memory Workshop.

[27]  Myounggon Kang,et al.  An Accurate Compact Model Considering Direct-Channel Interference of Adjacent Cells in Sub-30-nm nand Flash Technologies , 2012, IEEE Electron Device Letters.

[28]  F. Farina,et al.  Compact Modeling of Variability Effects in Nanoscale nand Flash Memories , 2011, IEEE Transactions on Electron Devices.