4-Mb MOSFET-selected /spl mu/trench phase-change memory experimental chip

A /spl mu/trench Phase-Change Memory (PCM) cell with MOSFET selector and its integration in a 4-Mb experimental chip fabricated in 0.18-/spl mu/m CMOS technology are presented. A cascode bitline biasing scheme allows read and write voltages to be fed to the addressed storage elements with the required accuracy. The high-performance capabilities of PCM cells were experimentally investigated. A read access time of 45 ns was measured together with a write throughput of 5 MB/s, which represents an improved performance as compared to NOR Flash memories. Programmed cell current distributions on the 4-Mb array demonstrate an adequate working window and, together with first endurance measurements, assess the feasibility of PCMs in standard CMOS technology with few additional process modules.

[1]  F. Pellizzer,et al.  Novel /spl mu/trench phase-change memory cell for embedded and stand-alone non-volatile memory applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[2]  Byung-Gil Choi,et al.  Phase-Transition Random-Access Memory (PRAM) , 2004 .

[3]  Guido Torelli,et al.  A fully symmetrical sense amplifier for non-volatile memories , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  R. Bez,et al.  Phase-change memory technology for embedded applications , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[5]  F. Devos,et al.  Improved voltage tripler structure with symmetrical stacking charge pump , 2001 .

[6]  R. Quinn,et al.  Chalcogenide-based non-volatile memory technology , 2001, 2001 IEEE Aerospace Conference Proceedings (Cat. No.01TH8542).

[7]  S. Hudgens,et al.  Nonvolatile, high density, high performance phase-change memory , 2000, 2000 IEEE Aerospace Conference. Proceedings (Cat. No.00TH8484).

[8]  G. Torelli,et al.  Bit-Line Biasing Technique for Phase-Change Memories , 2004 .

[9]  S. Lai,et al.  OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[10]  Kinam Kim,et al.  A 0.18 /spl mu/m 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM) , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  T. Lowrey,et al.  Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  R. Bez,et al.  An 8Mb demonstrator for high-density 1.8V Phase-Change Memories , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[13]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.