An ultra-compact, untrimmed CMOS bandgap reference with 3σ inaccuracy of +0.64% in 16nm FinFET
暂无分享,去创建一个
[1] Kofi A. A. Makinwa,et al. A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from -40°C to 125°C , 2010, ISSCC.
[2] Armin Tajalli,et al. Design and optimization of a high PSRR CMOS bandgap voltage reference , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[3] Anne-Johan Annema,et al. A 0.0025mm2 bandgap voltage reference for 1.1V supply in standard 0.16μm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.
[4] Donggun Park,et al. Novel body tied FinFET cell array transistor DRAM with negative word line operation for sub 60nm technology and beyond , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..
[5] Chris Lee,et al. ILD0 CMP: Technology enabler for high K metal gate in high performance logic devices , 2010, 2010 IEEE/SEMI Advanced Semiconductor Manufacturing Conference (ASMC).
[6] Carlos Galup-Montoro,et al. Series-parallel association of FET's for high gain and high frequency applications , 1994, IEEE J. Solid State Circuits.
[7] Robert G. Meyer,et al. Analysis and Design of Analog Integrated Circuits , 1993 .
[8] 彭永州,et al. Layout of a MOS Array Edge with Density Gradient Smoothing , 2013 .