Globally asynchronous systems of interactive Moore state machines

The problem of organising the temporal behaviour of globally asynchronous systems consisting of parallel interacting blocks is discussed. System blocks are represented by the Moore state machine model. The earlier suggested GALA (Globally Asynchronous, Locally Arbitrary) design methodology is used. This methodology is based on decomposing the system to a Processors Stratum (stratum of blocks) and a Synchronisation Stratum (synch-stratum). The synch-stratum acts as a distributed asynchronous clock network that produces local synch-signals for the processor stratum, which basically can be a synchronous prototype. The synch-stratum is a self-timed circuit that interacts with the processor stratum (system devices) via the handshake protocol. Every local device that has received the request signal from the synch-stratum produces the acknowledgment signal and sends it back. In this study, some logic circuits of universal modules are suggested. They provide an easy way to design any synch-stratum for parallel synchronisation of system blocks with arbitrary interconnection graphs and for wave synchronisation of system blocks with acyclic interconnection graph.

[1]  V. Varshavsky,et al.  Logical timing (global synchronization of asynchronous arrays) , 1995, Proceedings the First Aizu International Symposium on Parallel Algorithms/Architecture Synthesis.

[2]  V. Varshavsky,et al.  Global synchronization of asynchronous arrays , 1997, Proceedings of IEEE International Symposium on Parallel Algorithms Architecture Synthesis.

[3]  Josep Carmona,et al.  Elastic Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Victor Varshavsky,et al.  GALA (Globally Asynchronous - Locally Arbitrary) Design , 2002, Concurrency and Hardware Design.

[5]  Wolfgang Fichtner,et al.  GALS at ETH Zurich: success or failure? , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).

[6]  Luciano Lavagno,et al.  Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Victor I. Varshavsky,et al.  Self-Timed Control of Concurrent Processes , 1989 .

[8]  Daniel Marcos Chapiro,et al.  Globally-asynchronous locally-synchronous systems , 1985 .

[9]  David E. Muller Asynchronous logics and application to information processing , 1962 .

[10]  Alexandre Yakovlev,et al.  Advances in asynchronous logic: From principles to GALS & NoC, recent industry applications, and commercial CAD tools , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Xin Fan,et al.  Analysis and optimization of pausible clocking based GALS design , 2009, 2009 IEEE International Conference on Computer Design.