Highly testable and compact single output comparator

In this paper a single output self-checking n-input comparator is presented. The proposed circuit, which can be used as n-variable two-rail checker or as equality checker features a compact structure, is Totally-Self-Checking or Strongly Code-Disjoint with respect to a wide set of realistic faults, and requires a limited set of input code words for fault detection (thus it can be used to implement also embedded comparators).

[1]  Eiji Fujiwara,et al.  A Self-Checking Generalized Prediction Checker and Its Use for Built-In Testing , 1987, IEEE Transactions on Computers.

[2]  Michael Gössel,et al.  Self-Checking Comparator with One Periodic Output , 1996, IEEE Trans. Computers.

[3]  Y. Savaria,et al.  Soft-error filtering: A solution to the reliability problem of future VLSI digital circuits , 1986, Proceedings of the IEEE.

[4]  Steffen Tarnick.  Embedded Parity and Two-Rail TSC Checkers with Error-Memorizing Capability , 1998, VLSI Design.

[5]  Sudhakar M. Reddy,et al.  Embedded totally self-checking checkers: a practical design , 1990, IEEE Design & Test of Computers.

[6]  Jien Chung Lo,et al.  Novel area-time efficient static CMOS totally self-checking comparator , 1993 .

[7]  D. A. Anderson,et al.  Design of self-checking digital networks using coding techniques , 1971 .

[8]  Michael Nicolaidis,et al.  Self-exercising checkers for unified built-in self-test (UBIST) , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Edward J. McCluskey,et al.  Self-Testing Embedded Parity Checkers , 1984, IEEE Transactions on Computers.

[10]  Edward J. McCluskey,et al.  "RESISTIVE SHORTS" WITHIN CMOS GATES , 1991, 1991, Proceedings. International Test Conference.

[11]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[12]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[13]  William C. Carter,et al.  Design of dynamically checked computers , 1968, IFIP Congress.

[14]  João Paulo Teixeira,et al.  A methodology for testability enhancement at layout level , 1991, J. Electron. Test..

[15]  S. Koeppe,et al.  Optimal Layout to Avoid CMOS Stuck-Open Faults , 1987, 24th ACM/IEEE Design Automation Conference.

[16]  J. Yuan,et al.  Double-edge-triggered D-flip-flops for high-speed CMOS circuits , 1991 .

[17]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[18]  Michael Nicolaidis.  Fault secure property versus strongly code disjoint checkers , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Cecilia Metra,et al.  Embedded two-rail checkers with on-line testing ability , 1996, Proceedings of 14th VLSI Test Symposium.

[20]  Bernard Courtois,et al.  Strongly Code Disjoint Checkers , 1988, IEEE Trans. Computers.

[21]  James E. Smith,et al.  Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.

[22]  Gernot Metze,et al.  Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes , 1973, IEEE Transactions on Computers.