Partial reset for synchronous sequential circuits using almost independent reset signals
暂无分享,去创建一个
[1] Irith Pomeranz,et al. On the Use of Fully Specified Initial States for Testing of Synchronous Sequential Circuits , 2000, IEEE Trans. Computers.
[2] F. P. Preparata,et al. Initializability Consideration in Sequential Machine Synthesis , 1992 .
[3] Robert C. Aitken,et al. THE EFFECT OF DIFFERENT TEST SETS ON QUALITY LEVEL PREDICTION: WHEN IS 80% BETTER THAN 90%? , 1991, 1991, Proceedings. International Test Conference.
[4] Janak H. Patel,et al. HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..
[5] Yvon Savaria,et al. On using partial reset for pseudo-random testing , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[6] D. G. Saab,et al. Augmented partial reset , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).
[7] Daniel G. Saab,et al. Combining multiple DFT schemes with test generation , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Chung-Len Lee,et al. An effective methodology for mixed scan and reset design based on test generation and structure of sequential circuits , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).
[9] Hideo Fujiwara,et al. Non-scan design for testability for synchronous sequential circuits based on conflict analysis , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[10] D. G. Saab,et al. Partial reset: An inexpensive design for testability approach , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[11] Daniel G. Saab,et al. On selecting flip-flops for partial reset , 1993, Proceedings of IEEE International Test Conference - (ITC).
[12] Vishwani D. Agrawal,et al. Initializability Consideration in Sequential Machine Synthesis , 1992, IEEE Trans. Computers.
[13] Miron Abramovici,et al. On combining design for testability techniques , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[14] Elizabeth M. Rudnick,et al. Sequential circuit testability enhancement using a nonscan approach , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[15] S. Venkataraman,et al. Partial scan design based on circuit state information , 1996, 33rd Design Automation Conference Proceedings, 1996.
[16] Hideo Fujiwara,et al. New DFT techniques of non-scan sequential circuits with complete fault efficiency , 1998, Proceedings Eighth Asian Test Symposium (ATS'99).
[17] Chung Len Lee,et al. Partial reset and scan for flip-flops based on states requirement for test generation , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[18] Abhijit Chatterjee,et al. Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits , 1999, J. Electron. Test..
[19] Irith Pomeranz,et al. On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation , 1994, IEEE Trans. Computers.
[20] M. S. Harris. Digital systems testing and testable design: M. Abramovici, M.A. Breur and A.D. Friedman. Computer Science Press, New York, 1991, 652 pp., £43.95 , 1992 .