A packet-based emulating platform with serializer/deserializer interface for heterogeneous IP verification

This paper proposes a packet-based verification platform with serial link interface for emulating the hardware of the heterogeneous IPs before tape out. With the serial link interface Serializer/Deserializer (SerDes) added between IPs, significant amount of pin counts can be reduced in the platform. An adapter is inserted between IP and SerDes to convert parallel bus into packets and handle the handshaking. Under our proposed adapter architecture and handshaking scheme, the limitation on the number of the master adapter is eliminated compared with Bus-based Advanced High-performance Bus (AHB) architecture. Simulation results show the data transfer through our proposed architecture works correctly without the limitation on the number of masters. With the proposed adapter and SerDes architecture, the number of required signals in the interconnect is reduced from 79 to two for the AHB bus.

[1]  Chin-Long Wey,et al.  PrSoC: Programmable System-on-chip (SoC) for silicon prototyping , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  Chin-Long Wey,et al.  Implementation and prototyping of a complex multi-project system-on-a-chip , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[3]  Chien-Ming Wu,et al.  Multi-Project System-on-Chip (MP-SoC): A Novel Test Vehicle for SoC Silicon Prototyping , 2006, 2006 IEEE International SOC Conference.

[4]  Chih-Hsing Lin,et al.  A 28Gbps 4×4 switch with low jitter SerDes using area-saving RF model in 0.13μm CMOS technology , 2008, 2008 IEEE International Symposium on Circuits and Systems.