Exploiting Model-Knowledge in High-Level Synthesis

High-level synthesis tools are gaining more and more acceptance in industrial design flows. While they increase productivity in implementing a single complex hardware module, synthesizing and optimizing many hardware components simultaneously is still an open problem. Here, domain-specific models and specifications are seen as a key ingredient to raise the level of abstraction in future design flows. In this paper, we present a novel model-based synthesis framework which provides for efficient high-level-synthesis of streaming applications modeled as a set of communicating processes. The underlying formal dataflow model of computation enables model-based optimizations like efficient data caching, and naturally exposes parallelism contained in the application which can also be exploited by the proposed synthesis framework. Using a Motion-JPEG decoder as case-study, we will show how this model-based synthesis approach improves the overall quality of generated implementations in terms of performance and resource utilization.

[1]  Arvind,et al.  High-level synthesis: an essential ingredient for designing complex ASICs , 2004, ICCAD 2004.

[2]  Sandeep K. Shukla,et al.  Translating concurrent action oriented specifications to synchronous guarded actions , 2010, LCTES '10.

[3]  Grant Martin,et al.  Overview of the MPSoC design challenge , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[4]  Vikram S. Adve,et al.  LLVM: a compilation framework for lifelong program analysis & transformation , 2004, International Symposium on Code Generation and Optimization, 2004. CGO 2004..

[5]  Soonhoi Ha,et al.  Hardware synthesis from coarse-grained dataflow specification for fast HW/SW cosynthesis , 1984, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[6]  Ghislain Roquier,et al.  Synthesizing Hardware from Dataflow Programs , 2008, 2008 IEEE Workshop on Signal Processing Systems.

[7]  Wolfgang Nebel,et al.  SystemC-based Modelling, Seamless Refinement, and Synthesis of a JPEG 2000 Decoder , 2008, 2008 Design, Automation and Test in Europe.

[8]  Arvind,et al.  High-level synthesis: an essential ingredient for designing complex ASICs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[9]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[10]  Jean A. Peperstraete,et al.  Cycle-static dataflow , 1996, IEEE Trans. Signal Process..

[11]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.